×
Register Here to Apply for Jobs or Post Jobs. X

ASIC Package Design Engineer

Job in San Jose, Santa Clara County, California, 95199, USA
Listing for: Anysilicon
Full Time position
Listed on 2026-10-31
Job specializations:
  • Engineering
    Electronics Engineer, Electrical Engineering, Systems Engineer, Hardware Engineer
Salary/Wage Range or Industry Benchmark: 150000 - 210000 USD Yearly USD 150000.00 210000.00 YEAR
Job Description & How to Apply Below

Broadcom is seeking an experienced IC package-design engineer to develop complex flip-chip-BGA packages for high-performance ASICs, focusing on applications in artificial intelligence, networking, high-performance computing, and 5G base stations. The role involves collaboration with a global R&D team to create innovative package structures that meet high-speed and power delivery requirements.

Responsibilities:

  • Overall design responsibility for ASIC package designs, focusing on signal integrity, power integrity, manufacturability, reliability, and thermal aspects.
  • Design critical structures for Ser Des, ADC/DAC, DDR, HBM, etc.
  • Manage schedules, prioritize tasks, and track progress across multiple projects simultaneously.
  • Act as project manager and customer interface for design projects.
  • Contribute to efficiency improvements through process development, automation, and documentation.
  • Perform physical design (layout) as a foundational responsibility.

Qualifications:

  • BSEE or similar field with 12 years of experience in flip-chip-BGA package design, including high-speed Ser Des, or MSEE with 10 years of experience.
  • Knowledge of package-level signal integrity and power integrity for application in package designs.
  • Experience with Cadence APD (Allegro Package Designer) preferred, or equivalent tools.
  • Ability to collaborate with a worldwide team across multiple time zones, including co-design with internal and external designers.
  • Strong self-management and organizational skills.
  • Preferred: 1+ years of experience with Cadence SKILL for Allegro or similar design-automation coding experience.

Skills:

  • Signal integrity
  • Power integrity
  • Project management
  • Cadence APD (Allegro)

Tell us what you're building and we'll recommend qualified vendors for your project.

  • ASIC Design Services
  • Verification
  • Packaging & Wafer
  • Semiconductor IP
Find the Right Semiconductor Partner

Tell us what you're building and we'll recommend qualified vendors for your project.

  • ASIC Design Services
  • Verification
  • Packaging & Wafer
  • Semiconductor IP

Work Email

Free No obligation Response within 24 hours

To View & Apply for jobs on this site that accept applications from your location or country, tap the button below to make a Search.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
 
 
 
Search for further Jobs Here:
(Try combinations for better Results! Or enter less keywords for broader Results)
Location
Increase/decrease your Search Radius (miles)
0
200
Filters
Education Level
Experience Level (years)
Posted in last:
Salary