×
Register Here to Apply for Jobs or Post Jobs. X

Senior RTL Verification Engineer - SystemVerilog​/UVM Expert

Job in San Marcos, Hays County, Texas, 78667, USA
Listing for: Mogi I/O : OTT/Podcast/Short Video Apps for you
Full Time position
Listed on 2026-01-28
Job specializations:
  • Engineering
    Systems Engineer, Electronics Engineer, Engineering Design & Technologists, Test Engineer
Salary/Wage Range or Industry Benchmark: 80000 - 100000 USD Yearly USD 80000.00 100000.00 YEAR
Job Description & How to Apply Below
A technology company is seeking a Verification Engineer to lead RTL design verification for high-speed digital systems. Responsibilities include developing verification plans, building verification environments, and ensuring functional coverage. Candidates should have over 5 years of digital/RTL engineering experience and at least 3 years in design verification, with strong knowledge of VLSI flows and hands-on experience in System Verilog and UVM.

This role offers a competitive salary in an innovative environment.
#J-18808-Ljbffr
Position Requirements
10+ Years work experience
To View & Apply for jobs on this site that accept applications from your location or country, tap the button below to make a Search.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
 
 
 
Search for further Jobs Here:
(Try combinations for better Results! Or enter less keywords for broader Results)
Location
Increase/decrease your Search Radius (miles)

Job Posting Language
Employment Category
Education (minimum level)
Filters
Education Level
Experience Level (years)
Posted in last:
Salary