Senior MEMS Packaging Engineer: Innovation & Impact
Listed on 2026-11-04
-
Engineering
Packaging Engineer, Manufacturing Engineer, Quality Engineering
SiTime Corp. in Santa Clara, CA seeks a Senior Semiconductor Package Engineer to lead the specification, design, development and qualification of custom packaging for MEMS timing products.
You will work with OSATs and internal teams to deliver reliable, manufacturable packages, including QFN, WLCSP, ceramic, and substrate-based modules. Ideal candidates have a MS/PhD in Mechanical Engineering or Materials Science, 5+ years in semiconductor IC packaging, and hands-on CAD experience.
For the Senior MEMS Packaging Engineer:
Innovation & Impact position at SiTime Corp., we are reviewing applications now.
Please review the full job details above before applying.
If your experience matches this role, we encourage you to apply.
All applications are reviewed carefully by our team.
The position is based in Santa Clara, CA, United States.
This opportunity is part of our work in Engineering.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).