×
Register Here to Apply for Jobs or Post Jobs. X

Layout Engineering Lead

Job in Sherman, Grayson County, Texas, 75091, USA
Listing for: Coherent Corp.
Full Time position
Listed on 2026-10-11
Job specializations:
  • Engineering
    Electronics Engineer, Quality Engineering
Salary/Wage Range or Industry Benchmark: 120000 - 180000 USD Yearly USD 120000.00 180000.00 YEAR
Job Description & How to Apply Below
  • Lead physical layout development for III-V semiconductor laser products including VCSELs, DFB lasers, photonic devices, and related optoelectronic technologies.
  • Own layout architecture, mask design, and mask data preparation from concept through production release.
  • Develop, maintain, and improve design rule methodologies, verification flows, and layout standards to ensure manufacturable and robust designs.
  • Design and implement process monitor structures, test patterns, and characterization vehicles to support process development, process control, yield improvement, and reliability monitoring.
  • Develop automated Design Rule Check (DRC), Layout Versus Schematic (LVS), verification, and data analysis solutions using scripting and programming languages such as Python, Tcl, Perl, or equivalent.
  • Champion layout automation initiatives to improve design productivity, consistency, quality, and cycle time.
  • Collaborate closely with process integration, device engineering, epitaxy, manufacturing, and product engineering teams to ensure layouts meet design, process, reliability, and manufacturing requirements.
  • Drive layout reviews and cross-functional design reviews throughout product development and qualification phases.
  • Support root cause investigations and failure analysis activities by evaluating potential layout-related issues and implementing corrective actions.
  • Establish and maintain layout design guidelines, libraries, reusable cells, and best practices.
  • Coordinate mask revisions and change management activities while ensuring configuration control and documentation accuracy.
  • Lead multifunctional teams in resolving layout, manufacturability, and process integration challenges.
  • Mentor layout engineering techs and provide technical guidance on layout methodologies, DRC compliance, automation, and semiconductor process interactions.
Job Description Primary

Duties & Responsibilities
  • Lead physical layout development for III-V semiconductor laser products including VCSELs, DFB lasers, photonic devices, and related optoelectronic technologies.
  • Own layout architecture, mask design, and mask data preparation from concept through production release.
  • Develop, maintain, and improve design rule methodologies, verification flows, and layout standards to ensure manufacturable and robust designs.
  • Design and implement process monitor structures, test patterns, and characterization vehicles to support process development, process control, yield improvement, and reliability monitoring.
  • Develop automated Design Rule Check (DRC), Layout Versus Schematic (LVS), verification, and data analysis solutions using scripting and programming languages such as Python, Tcl, Perl, or equivalent.
  • Champion layout automation initiatives to improve design productivity, consistency, quality, and cycle time.
  • Collaborate closely with process integration, device engineering, epitaxy, manufacturing, and product engineering teams to ensure layouts meet design, process, reliability, and manufacturing requirements.
  • Drive layout reviews and cross-functional design reviews throughout product development and qualification phases.
  • Support root cause investigations and failure analysis activities by evaluating potential layout-related issues and implementing corrective actions.
  • Establish and maintain layout design guidelines, libraries, reusable cells, and best practices.
  • Coordinate mask revisions and change management activities while ensuring configuration control and documentation accuracy.
  • Lead multifunctional teams in resolving layout, manufacturability, and process integration challenges.
  • Mentor layout engineering techs and provide technical guidance on layout methodologies, DRC compliance, automation, and semiconductor process interactions.
Education &…
To View & Apply for jobs on this site that accept applications from your location or country, tap the button below to make a Search.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
 
 
 
Search for further Jobs Here:
(Try combinations for better Results! Or enter less keywords for broader Results)
Location
Increase/decrease your Search Radius (miles)
0
200
Filters
Education Level
Experience Level (years)
Posted in last:
Salary