×
Register Here to Apply for Jobs or Post Jobs. X

Senior Digital​/FPGA Engineer

Job in Toronto, Ontario, C6A, Canada
Listing for: Socket.dev
Full Time position
Listed on 2026-08-08
Job specializations:
  • Engineering
    Systems Engineer, Hardware Engineer, Electronics Engineer, Embedded Software Engineer
Salary/Wage Range or Industry Benchmark: 120000 - 170000 CAD Yearly CAD 120000.00 170000.00 YEAR
Job Description & How to Apply Below

We are looking for an engineer to help us build Software Defined Radios (SDRs) for mission critical infrastructure. Our products use FPGAs to provide a high performance interface between data provided over a high speed bus (10/40/100G Ethernet), our internal IP, and high speed converter (DACs/ADCs) devices. Your primary responsibilities require you to design, simulate, implement, and validate, FPGA based architectures that interface with high speed IOs (ADC, DAC, clock) to effectively process that data (filtering, decimating, interpolating), and pass that data over a high speed busses (JESD
204B/C, 10/40/100G Ethernet). This position also requires engineers to effectively document and communicate design changes, updates, challenges, to other engineers and a broader team.

Mandatory Qualifications

Experience in all of the following areas:

  • Experience with Verilog (preferred) or VHDL
  • High speed (>150MHz) digital designs.
  • Digital Test bench creation, simulation, and maintenance
  • Experience with Linux based distributions
  • Working knowledge of C or C++

Minimum Experience

Experience directly implementing and debugging in at least three of the following areas:

  • High speed DSP (ex; Filters, Decimators, Interpolators, etc.) design (>150MHz)
  • High speed IO interfaces (ex; 10G/40G/100G Ethernet, PCIe, USB3, etc.) designs (>300MHz)
  • High speed (>325

    MSPS) Digital and Analog Converter Interfaces (JESD
    204B/C, LVDS, etc.)
  • Low latency digital modem design (QPSK/QAM/PAM, etc)
  • DDR3/4 Memory Controllers (>1800MT/s)
  • Complex test bench creation using iverilog or verilator
  • Timing closure for large (>90% utilization), complex (>5 clock domains), designs
  • FPGA integration with SoC devices, external chipsets, processors, and/or microcontrollers

Optional Qualifications

The following skills are desired but not necessarily required for the position:

  • Intel/Altera EDA tooling (Quartus, etc).
  • FPGA integration with SDR systems
  • Ethernet protocol implementations (ie; VITA-49 over UDP)
  • Working in a Linux computing environment.
  • Using version control systems (ie; git)
  • Previous design or manufacturing experience
  • Previous work with Schematic Capture and PCB Layout
  • Linux Kernel driver or API Development
  • Understanding of wireless radio and DSP chains
  • Mixed signal board layout and schematic capture
  • Open source radio projects (ie; OpenBTS, UHD, Yocto)
#J-18808-Ljbffr
Position Requirements
10+ Years work experience
Note that applications are not being accepted from your jurisdiction for this job currently via this jobsite. Candidate preferences are the decision of the Employer or Recruiting Agent, and are controlled by them alone.
To Search, View & Apply for jobs on this site that accept applications from your location or country, tap here to make a Search:
 
 
 
Search for further Jobs Here:
(Try combinations for better Results! Or enter less keywords for broader Results)
Location
Increase/decrease your Search Radius (miles)
0
200
Filters
Education Level
Experience Level (years)
Posted in last:
Salary