Senior ASIC Design Engineer Opportunity
Job Description & How to Apply Below
Your role will focus on optimizing physical design and ensuring product excellence.
This position is part of the Qualcomm Engineering Group, specifically in ASIC development. You will utilize your extensive physical design experience, driving efforts from implementation to verification. Collaborating effectively with the Front-End team will be essential for successful PPA optimization and product development.
Key Responsibilities:
• Oversee backend implementation for ASIC design
• Execute clock tree synthesis and optimization
• Manage power planning and block partitioning activities
• Conduct static timing verification for timing closure
• Fix issues through rigorous physical verification processes
Requirements:
• 7+ years of relevant Physical Design experience
• Electrical or Computer Engineering degree
• Low-Power Designs and SoC design experience
• Advanced technology node experience
• Strong problem-solving and scripting skills
Utilize your expertise in ASIC design to influence Qualcomm's next-generation technologies.
#J-18808-Ljbffr
Position Requirements
10+ Years
work experience
Note that applications are not being accepted from your jurisdiction for this job currently via this jobsite. Candidate preferences are the decision of the Employer or Recruiting Agent, and are controlled by them alone.
To Search, View & Apply for jobs on this site that accept applications from your location or country, tap here to make a Search:
To Search, View & Apply for jobs on this site that accept applications from your location or country, tap here to make a Search:
Search for further Jobs Here:
×