Lead Analog Layout Engineer

They gather information about your interactions on the site, such as which pages you visit frequently, how long you stay, and the links or buttons you click. They help us record any difficulties you have with the website and help us to evaluate the effectiveness of our advertising. By analyzing this data, we can understand what aspects of our site are effective and identify areas for improvement.
* This is a secondary processing purpose.
* This is a secondary processing purpose.
* This is a primary processing purpose.
* This is a secondary processing purpose.

Lead Analog Layout Engineer page is loaded## Lead Analog Layout Engineer locations:
Remote-Canada:
Ottawa time type:
Full time posted on:
Publié aujourd'huijob requisition : R032065

As the global leader in high-speed connectivity, Ciena builds the critical infrastructure powering the AI era. We're a technology company shaping the future of networking, guided by innovation, integrity, and collaboration. Through development opportunities, meaningful work, and flexibility, Ciena supports growth and well-being - on and off the job. Connect with a career that matters.

The Lead Analog Layout Engineer shapes the high-speed silicon behind Ciena's Wave Logic coherent optical communications products by owning critical analog and mixed-signal layouts from feasibility through tapeout. This hands-on individual-contributor technical leadership role sets layout direction, coordinates delivery with circuit designers and layout contributors, and advances implementation in advanced CMOS technologies. The role builds on more than 30 years of team innovation in high-speed ADC and DAC macros for coherent optical transmission while extending capabilities into high-speed Ser Des.##

How you will make an impact:
* Own assigned layout projects from feasibility and floor planning through implementation, physical verification, integration, and tapeout readiness.
* Define project scope, implementation plans, effort estimates, milestones, and review checkpoints with circuit designers and engineering leads; coordinate contributors, track dependencies, and resolve implementation bottlenecks.
* Lead layout reviews and quality checks with the layout team and circuit designers.
* Partner with circuit designers to establish implementation constraints and evaluate performance, area, device matching, parasitics, isolation, and reliability tradeoffs.
* Develop layout strategies for performance-critical circuits and high-speed signal paths; review extracted parasitics and implement targeted improvements.
* Drive physical-verification and reliability closure, including DRC, LVS, ERC, antenna, BUMP, EM/IR, and PERC checks.
* Mentor junior engineers through hands-on problem-solving and design feedback; partner with CAD and AI/ML engineers on environment setup, tool evaluation, automation, reusable layout structures, RFIC and analog layout generation, PCell development, and design space exploration; communicate progress, risks, and corrective actions against milestones.## The must haves:
* *
* Education:

** Bachelor's degree or higher in Electrical Engineering, or a related field.
* *
* Experience:

** 5+ years of custom analog or mixed-signal IC layout experience, including ownership of complex layouts through successful tapeouts, independent technical decision-making, project delivery, guidance of layout contributors, and hands-on implementation.
* Application of layout expertise in one or more circuit families, such as ADCs, DACs, Ser Des, PLLs, high-speed amplifiers, or precision analog circuits.
* Utilization of Cadence Virtuoso and Siemens Calibre, or comparable custom-layout and physical-verification tools.
* Application of device matching, parasitic resistance and capacitance, coupling, high-frequency routing, shielding, ESD-aware layout, electromigration, and IR drop.
* Application of deep-submicron CMOS processes, foundry design rules, device isolation, and layout-dependent effects to performance and reliability challenges.
* Collaboration with circuit designers, analytical problem-solving, attention to layout quality, and communication of technical tradeoffs.## Nice to haves:
* Practical experience with FinFET layout and advanced-node implementation.
* Experience in high-speed Ser Des or data converters.
* Ansys Totem or comparable EM/IR tools and PERC-based ESD and reliability debugging.
* Deep knowledge of noise isolation and shielding.
* PCell development and layout automation skills.
* Experience using AI-assisted coding…