SoC Physical Design Engineer, STA​/Timing

Waltham, Massachusetts, United States | Hardware

- Collaborate with design teams to understand and debug constraints, facilitating logic changes to optimize timing.

- Work with the Physical Design team to identify issues and share best practices.

- Develop and implement timing ECOs for project tapeouts.

- Create and maintain scripts and methodologies for analysis and runs.

- Document processes and contribute to guidelines and specifications.

- Conduct detailed analysis of timing paths to identify key issues.

- Implement timing infrastructure to support design goals.

• Bachelor's degree and 3+ years of relevant industry experience.
• Experience with large design STA and timing closure.
• Proficiency in programming with Perl and TCL.

• Hands-on experience in STA.
• Knowledge of timing aspects in large high-performance SoC designs in sub-micron technologies.
• Understanding of timing closure methodologies, noise, crosstalk, and OCV effects.
• Familiarity with circuit modeling, including SPICE models and corner analysis.
• Experience with ECO techniques and implementation.
• Strong communication skills to clearly describe issues and follow through to resolution.