×
Register Here to Apply for Jobs or Post Jobs. X

Principal Test Engineer

Job in Austin, Travis County, Texas, 78716, USA
Listing for: Arm
Full Time position
Listed on 2026-07-22
Job specializations:
  • Engineering
    Test Engineer, Electronics Engineer
Salary/Wage Range or Industry Benchmark: 249900 - 338100 USD Yearly USD 249900.00 338100.00 YEAR
Job Description & How to Apply Below

Location:

Austin, Texas

Job Overview

The Principal Test Engineer is responsible for owning ATE test enablement, first-silicon bring-up, characterization, and production release for complex SoCs on Advantest 93K. This role drives manufacturing test execution across wafer sort, final test, SLT, OSAT release, and HVM, with strong emphasis on test architecture, Smar Test 8, Advantest 93K hardware, HSIO methodology, functional test, structural test integration, ATE hardware readiness, and scalable production execution.

This role requires 12+ years of experience in semiconductor manufacturing and test, with deep hands‑on expertise in Advantest 93K, Smar Test 7 / Smar Test 8, test program development, HSIO test/debug, ATE characterization, pattern conversion, test method development, binning strategy, and cross‑functional execution with Design, DFT, Product Engineering, vendors, third‑party teams, and OSATs.

Responsibilities
  • Own test enablement for upcoming silicon projects, including ATE strategy, Advantest 93K hardware configuration, Smar Test 8 program structure, test flow development, debug visibility, data logging, and manufacturing readiness.
  • Drive first‑silicon bring‑up on ATE, including daily progress reporting, issue triage, silicon/ATE debug, characterization execution, correlation, and handoff from engineering bring‑up to CP, FT, SLT, OSAT, and HVM release.
  • Define and implement ATE characterization plans across voltage, frequency, temperature, process, functional content, HSIO margins, structural coverage, binning strategy, guard bands, and production limits.
  • Develop and maintain ATE test methods, flows, revision‑control framework, pattern conversion infrastructure, and production test content for functional, HSIO, ATPG/Scan, MBIST, PHY BIST, DC, leakage, IDDQ, and other manufacturing test types.
  • Guide ATE test hardware development with vendors and OSATs, including wafer probe card, load board, socket, thermal control interface, tester resources, HSIO connectivity, signal integrity, power delivery, and active thermal management.
  • Work with Design, DFT, Firmware, Product Engineering, third‑party contractors, offshore teams, ATE suppliers, and OSATs to debug complex issues, improve test quality, close coverage gaps, and deliver production‑ready test solutions on schedule.
Required Skills And Experience
  • 12+ years of experience in semiconductor manufacturing, ATE test development, product engineering, silicon bring‑up, characterization, or production release for complex SoCs, CPUs, AI accelerators, chiplet‑based devices, or advanced semiconductor products.
  • Expert hands‑on knowledge of Advantest 93K ATE test program development, including Smar Test 7 / Smar Test 8, tester hardware, digital patterns, test methods, test flow development, data logging, debug flows, binning, revision control, and production integration.
  • Strong experience in test architecture and HSIO test/debug, including PCIe, UCIe, DDR, Ser Des, PHY BIST, protocol‑based test, IO topology, bench‑to‑ATE correlation, oscilloscopes, BERTs, emulation, simulation, and production margining.
  • Working understanding of functional testing, structural test integration, DFT concepts, PHY BIST, silicon fabrication process, packaging, product qualification, manufacturing steps, and HVM release requirements.
  • Experience owning end‑to‑end project execution from architecture through first silicon, bring‑up, characterization, CP/FT deployment, OSAT release, production ramp, yield debug, and continuous improvement.
  • Strong ability to work across Design, DFT, Firmware, Product Engineering, vendors, OSATs, third‑party teams, and customers, with proven debug capability across silicon, ATE hardware, Smar Test software, patterns, firmware, package/board design, HSIO IP, and manufacturing flows.
Additional Information

Please note that no relocation package is available for this role.

Salary Range

$249,900-$338,100 per year

We value people as individuals and our dedication is to reward people competitively and equitably for the work they do and the skills and experience they bring to Arm. Salary is only one component of Arm's offering. The total reward package will be shared with candidates during the recruitment and selection process.

Equal Opportunities at Arm

Arm is an equal opportunity employer, committed to providing an environment of mutual respect where equal opportunities are available to all applicants and colleagues. We are a diverse organization of dedicated and innovative individuals, and don’t discriminate on the basis of race, color, religion, sex, sexual orientation, gender identity, national origin, disability, or status as a protected veteran.

#J-18808-Ljbffr
To View & Apply for jobs on this site that accept applications from your location or country, tap the button below to make a Search.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
 
 
 
Search for further Jobs Here:
(Try combinations for better Results! Or enter less keywords for broader Results)
Location
Increase/decrease your Search Radius (miles)
0
200
Filters
Education Level
Experience Level (years)
Posted in last:
Salary