Sr. Systems Design Engineer

ADVANCE YOUR CAREER. ADVANCE THE WORLD.

At AMD, we believe technology can change lives for the better. It can heal us, entertain us, and make us more connected, productive, and understanding of the world around us. And we’re looking for talent who feel the same: people who want to leave the planet better than they found it, those who don’t shy away from humanity’s challenges but are determined to help solve them.

AMD is powering the next generation of supercomputing, high-performance computing, cloud, and AI. Whether you’re designing next-gen processors, enabling AI breakthroughs, or creating go-to-market plans, every role at AMD contributes to something bigger — technology that moves the world forward.

The CGC‑Tools team develops and sustains the advanced debug infrastructure that underpins AMD’s client, graphics, and customproduct lines. A CGC‑Tools engineer is responsible for enabling end‑to‑end debug capabilities spanning on‑chip instrumentation, JTAG over USB‑C solutions, automated data capture, and scalable server‑side analysis. This role supports the full lifecycle of silicon: bring‑up, validation, customer debug, and high‑volume production.

Key responsibilities include designing, implementing, and maintaining tooling related to JTAG hardware, ADS (Automated Debug System), memory bring‑up,
scan infrastructure
, emerging technologies such as microprocessor baseddebug, and in‑chassis hardware used to transport JTAG over USB. Engineers will collaborate cross‑functionally with AMD’s CSG Tools, S3 Platform, DFX/Stim Gen, validation teams, Info Sec, and external partners to deliver robust debug pathways both inside AMD labs and externally to ODMs and customers.

The role involves contributing to the development of next‑generation debug architectures, enabling automated data collection pipelines, creating or extending IP inspection libraries, and ensuring debug data is securely transported, preserved, and leveraged for engineering analysis and AI‑based tooling. CGC‑Tools engineers support customer‑facing debug workflows, participate in JTAG tool escalation processes, and develop firmware specifications for future silicon debug features. Work streams also include shipping new external JTAG device software releases, supporting USB‑driven scan, maintaining QA automation infrastructure, and enabling multi‑BU program readiness across upcoming SOCs.

Ideal candidates are systems‑minded engineers with strong software, firmware, or hardware debug expertise; familiarity with JTAG, Python, low level data manipulation, containerized tools, and large‑scale automation; and the ability to work across multiple SOC programs in a fast‑moving environment. This role is central to the evolution of AMD’s debug capability and requires technical depth, cross‑team communication, and a passion for building reliable engineering infrastructure.

• Study upcoming SOCs and identify areas in need of advanced debug tools
• Work with IP teams to acquire functional understanding of IP blocks and procedures for making operational health assessments of the IP block’s state
• Work with firmware teams to instrument debug data into mission mode firmware
• Work with IP teams to influence the addition of DFD features into future silicon
• Write specs to outline how to perform debug data collection for in‑chip microcontrollers responsible for executing debug actions
• Build Python libraries that can capture debug data and evaluate the health of an IP block
• Contribute to JTAG tools hardware development
• Contribute to JTAG tools software development
• Contribute to Automated Debug System debug service distributed application
• Build and monitor automated QA execution of debug tools setup as CI/CD pipelines
• Assist in the…