Principal Design Verification Engineer – CPU Core Frontend

Role Overview

SiFive is looking for a Principal Design Verification Engineer to lead verification strategy and execution for the CPU Core Frontend in a high-performance out-of-order core. This senior tech‑lead role requires defining architecture‑aware verification strategy, identifying microarchitectural risk early, solving the hardest frontend verification problems, and raising verification quality across the CPU DV organization.

• Lead verification planning and execution for CPU frontend functionality, focusing on branch prediction and instruction fetch behavior.
• Define verification strategy, test plans, checkers, scoreboards, assertions, stimulus strategies, and coverage models for frontend microarchitecture and its corner cases.
• Drive verification of branch prediction structures and flows, including direction prediction, indirect target prediction, return prediction, predictor update/training behavior, redirect generation, recovery, and interaction with global history or related predictor state.
• Drive verification of instruction fetch behavior, including fetch packet correctness, PC sequencing, fetch ordering, ITLB/translation interactions, exception reporting, cache‑related fetch behavior, and redirect handling after misprediction or flush conditions.
• Partner with architects and designers from early feature‑definition stages to review specifications, identify ambiguity, and improve frontend debugability and verification completeness.
• Drive block‑level and core‑level verification closure for frontend features, including coverage analysis, gap identification, bug triage, and sign‑off readiness.
• Apply appropriate verification methods—simulation, formal techniques, and emulation—where appropriate for high‑risk or hard‑to‑observe frontend behaviors.
• Mentor engineers across the organization and shape reusable verification approaches, infrastructure, and methodology for future CPU core generations.
• Work on solving verification challenges of memory management units reused across several core generations, including hypervisor, virtualization, and guest virtualization.

Frontend verification plans capture real architectural and microarchitectural risks early and completely. Difficult branch prediction, fetch, redirect, and recovery bugs are found early, debugged efficiently, and closed with durable solutions. Verification quality improves across the broader CPU DV organization through stronger methodology, reusable infrastructure, and clear technical leadership.

• BS, MS, or PhD in Electrical Engineering, Computer Engineering, Computer Science, or a related field.
• 12+ years of relevant experience in CPU/core or SoC functional verification, with substantial experience in high‑performance CPU verification appropriate for a Principal / T6 role.
• Direct experience with out‑of‑order CPU core verification and strong understanding of CPU microarchitecture.
• Deep expertise in CPU frontend verification, especially branch prediction and instruction fetch verification.
• Strong knowledge of verification flow methodology, including test planning, stimulus generation, failure analysis, coverage analysis, and coverage closure.
• Strong debug skills and ability to translate architectural intent into an effective verification strategy and execution plan.
• Strong software and scripting fundamentals for building scalable DV infrastructure, automation, and analysis workflows.
• 8+ years of direct experience in memory‑management verification, including hypervisor, virtualization, and guest virtualization scenarios.

• Experience verifying advanced frontend architectures or decoupled fetch/prediction pipelines in high‑performance CPU cores.
• Experience with branch prediction microarchitecture such as BTB‑style structures, target prediction, return prediction, global‑history‑based prediction, predictor training, and misprediction recovery.
• Experience using formal verification to target bounded, control‑heavy, or interface‑sensitive frontend problems.
• Experience using emulation or other acceleration techniques to improve turnaround on large CPU verification workloads.
• Experience…