×
Register Here to Apply for Jobs or Post Jobs. X

DDR Design Engineer

Job in Beaverton, Washington County, Oregon, 97078, USA
Listing for: Apple
Full Time position
Listed on 2026-01-22
Job specializations:
  • Engineering
    Systems Engineer, Electronics Engineer, Engineering Design & Technologists, Electrical Engineering
Job Description & How to Apply Below

Overview

Summary At Apple, we work to craft products that enrich people’s lives. If you’re passionate about taking on unsolved challenges, we have a great opportunity for a results-oriented and highly motivated DDR Design Engineer. As a member of our dynamic group, you will have the rare and rewarding opportunity to craft upcoming products that will delight and inspire millions of Apple’s customers every single day.

You will join the DDR PHY design team. We provide best-in-class PHY designs for high-performance, low power applications. As a logic design engineer, you will be involved in all phases of the design, from concept study, architecture definition, design and verification, to silicon bring-up and characterization.

Responsibilities

In this role, you will be responsible for performing concept studies and providing direction in terms of performance, gate count and power for various digital designs. You will be responsible for writing detailed design specification and test plans in close collaboration with architecture, circuit designers and verification engineers. You will provide high-quality RTL description, including assertions, for the design. Use formal tools and static checkers to guarantee RTL quality.

You will also support design verification to insure bug-free first silicon. Responsibilities will include driving functional and code coverage as well as timing closure for your designs and supporting silicon bring-up, performance and power characterization.

Qualifications
  • RTL design using Verilog or System Verilog, assertion writing.
  • Design of state machines, data paths, arbitration and clock domain crossing logic.
  • Logic synthesis, timing constraints.
  • Exposure to Design For Test, understanding of scan concept and writing DFT friendly RTL.
  • Unified Power Format for simulation, synthesis and electrical rule checking Equivalence checking.
  • Prior experience in DDR PHY design and mixed-signal environment is a plus.

Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant.

Apple accepts applications to this posting on an ongoing basis.

#J-18808-Ljbffr
To View & Apply for jobs on this site that accept applications from your location or country, tap the button below to make a Search.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
 
 
 
Search for further Jobs Here:
(Try combinations for better Results! Or enter less keywords for broader Results)
Location
Increase/decrease your Search Radius (miles)

Job Posting Language
Employment Category
Education (minimum level)
Filters
Education Level
Experience Level (years)
Posted in last:
Salary