×
Register Here to Apply for Jobs or Post Jobs. X

Timing Design Engineer – ASIC Sign-off & Constraints

Job in Beaverton, Washington County, Oregon, 97078, USA
Listing for: Apple
Full Time position
Listed on 2026-01-25
Job specializations:
  • Engineering
    Engineering Design & Technologists, Manufacturing Engineer, Hardware Engineer, Electronics Engineer
Job Description & How to Apply Below
A leading tech company in Beaverton is looking for an ASIC STA Engineer responsible for timing sign-off and flow development. The ideal candidate will possess over 2 years of experience in ASIC timing constraints, proficiency in STA tools like Primetime, and strong communication skills. You will collaborate with RTL designers and the Physical Design team to innovate timing constraints and ensure timing closure.

Join us to make a difference and contribute to cutting-edge technology.
#J-18808-Ljbffr
To View & Apply for jobs on this site that accept applications from your location or country, tap the button below to make a Search.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
 
 
 
Search for further Jobs Here:
(Try combinations for better Results! Or enter less keywords for broader Results)
Location
Increase/decrease your Search Radius (miles)

Job Posting Language
Employment Category
Education (minimum level)
Filters
Education Level
Experience Level (years)
Posted in last:
Salary