×
Register Here to Apply for Jobs or Post Jobs. X

DDR PHY Design Engineer - RTL, Timing & Silicon

Job in Beaverton, Washington County, Oregon, 97078, USA
Listing for: Apple Inc.
Full Time position
Listed on 2026-07-18
Job specializations:
  • Engineering
    Test Engineer, Hardware Engineer, Electronics Engineer
Salary/Wage Range or Industry Benchmark: 150000 - 200000 USD Yearly USD 150000.00 200000.00 YEAR
Job Description & How to Apply Below
Position: DDR PHY Design Engineer - RTL, Timing & Silicon Bring-up

Apple Inc. is seeking a DDR Design Engineer to join the DDR PHY design team in Beaverton, OR. You will contribute to high-performance, low-power digital designs from concept through silicon bring-up, working closely with architecture, verification, and validation engineers.

The role emphasizes RTL in Verilog/System Verilog, formal verification, timing closure, and power characterization, with a strong focus on testability and DFT readiness. Prior DDR PHY experience is a plus.

#J-18808-Ljbffr
To View & Apply for jobs on this site that accept applications from your location or country, tap the button below to make a Search.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
 
 
 
Search for further Jobs Here:
(Try combinations for better Results! Or enter less keywords for broader Results)
Location
Increase/decrease your Search Radius (miles)
0
200
Filters
Education Level
Experience Level (years)
Posted in last:
Salary