×
Register Here to Apply for Jobs or Post Jobs. X

CPU MicroArchitect​/RTL Engineer - Site Lead

Job in Beaverton, Washington County, Oregon, 97078, USA
Listing for: Apple Inc.
Full Time position
Listed on 2026-07-18
Job specializations:
  • Engineering
    Hardware Engineer, Systems Engineer, Test Engineer
Salary/Wage Range or Industry Benchmark: 180000 - 280000 USD Yearly USD 180000.00 280000.00 YEAR
Job Description & How to Apply Below
Position: CPU MicroArchitect / RTL Engineer - Site Lead

Description

As a CPU Micro Architect / RTL Engineer, you will own or participate in the following:

• Microarchitecture development and specification – from early high‑level architectural exploration through micro architectural research and arriving at a detailed specification.

• RTL ownership – development, assessment and refinement of RTL design to target power, performance, area and timing goals.

• Validation – support test bench development and simulation for functional and performance verification.

• Performance exploration and correlation – explore high performance strategies and validate that the RTL design meets targeted performance.

• Design delivery – work with a multifunctional engineering team to implement and validate physical design on the aspects of timing, area, reliability, testability, and power.

Minimum Qualifications
  • Minimum BS and 15+ years of relevant industry experience
  • Knowledge of microprocessor architecture
  • Knowledge of Verilog and/or VHDL
  • Experience with simulators and waveform debugging tools
  • Knowledge of logic design principles along with timing and power implications
Preferred Qualifications
  • Previous experience leading a team of senior engineers to deliver complex microarchitecture definition and RTL development, including direct individual technical contribution
  • Record of mentoring and supporting the career development of other engineers
  • Expertise in one or more of the following areas of microprocessor architecture: instruction fetch and decode, branch prediction, instruction scheduling and register renaming, out‑of‑order execution, integer and floating point execution, load/store execution, cache and memory subsystems – advanced understanding in multiple areas a plus:
    Understanding of low power microarchitecture techniques. Understanding of high performance techniques and trade‑offs in a CPU microarchitecture. Experience in C or C++ programming. Experience using an interpretive language such as Perl or Python.

Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant.

At Apple, we believe accessibility is a fundamental human right. You’ll find that idea reflected in everything here — in our culture, our benefits and our digital tools. By welcoming as many perspectives as possible, we help you build a career where you feel like you belong.

Learn about accessibility in Apple’s workplace.

Learn about reasonable accommodations for job applicants.

#J-18808-Ljbffr
To View & Apply for jobs on this site that accept applications from your location or country, tap the button below to make a Search.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
 
 
 
Search for further Jobs Here:
(Try combinations for better Results! Or enter less keywords for broader Results)
Location
Increase/decrease your Search Radius (miles)
0
200
Filters
Education Level
Experience Level (years)
Posted in last:
Salary