Lead DRAM RTL Design Engineer | Signoff to Silicon

Micron Technology, Inc in Boise, Idaho is looking for a Principal RTL Design Engineer to lead the design of high-quality DRAM digital and mixed-signal IP. The role encompasses the complete RTL design lifecycle, with responsibilities including architecture, implementation, and sign-off. Candidates should possess a Master’s with 8+ years of experience or a Bachelor’s with 10+, along with proficiency in Verilog/System Verilog and low-power design methodologies.

Strong opportunities for collaboration and technical leadership await.
#J-18808-Ljbffr