×
Register Here to Apply for Jobs or Post Jobs. X

DRAM Layout Engineer — Cadence Virtuoso Expert

Job in Boise, Ada County, Idaho, 83708, USA
Listing for: Micron Memory Malaysia Sdn Bhd
Full Time position
Listed on 2026-07-24
Job specializations:
  • Engineering
    Electronics Engineer, Systems Engineer, Hardware Engineer, Engineering Design & Technologists
Salary/Wage Range or Industry Benchmark: 90000 - 130000 USD Yearly USD 90000.00 130000.00 YEAR
Job Description & How to Apply Below

Micron Technology in Boise, Idaho is seeking a Layout Engineer to shape block-level layouts, guide physical design strategies, and influence DRAM product reliability.

You will build block-level layouts in Cadence Virtuoso, apply layout methods, verify against DRC/LVS, and support parasitic extraction and ECOs. A cross-site collaboration mindset is essential to drive quality across generations.

#J-18808-Ljbffr
To View & Apply for jobs on this site that accept applications from your location or country, tap the button below to make a Search.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
 
 
 
Search for further Jobs Here:
(Try combinations for better Results! Or enter less keywords for broader Results)
Location
Increase/decrease your Search Radius (miles)
0
200
Filters
Education Level
Experience Level (years)
Posted in last:
Salary