Senior​/Principal Package Design Engineer

Our vision is to transform how the world uses information to enrich life for
all .

Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.

At Micron, we're not just designing chips. We're building the physical architecture that powers artificial intelligence, accelerates cloud computing, enables autonomous vehicles, and connects the world through mobile and edge devices. Every breakthrough in AI - from large language models to next-generation data centers - runs on memory. And every bit of that memory lives inside a package that someone like you designs!

We're looking for a Senior Package Design Engineer who is passionate about sadvanced semiconductor packaging and ready to lead at the intersection of silicon, system, and scale. This is a high-impact, highly visible role where you'll work across the full product lifecycle — from early-stage co-design with silicon teams all the way to High Volume Manufacturing (HVM).

If you thrive where precision meets innovation, where your decisions shape products reaching millions of users worldwide, and where your expertise directly influences how the AI era unfolds — this role is for you!

• Partner with silicon design, Business Units, customers, and package architecture teams to define new product concepts from the earliest stages of chip development
• Optimize die floor plans, interconnection schemes, and package architectures — from concept to HVM
• Drive trade-off studies and architecture decisions for advanced DRAM products targeting AI/Data Center, Mobile, Automotive, and Edge Computing applications

• Lead floor planning, high-density routing, placement, and package layout for advanced memory packages
• Define and optimize substrate stack-ups, wire bond and flip chip interconnect schemes, and BEOL/RDL flows
• Create wire bond diagrams, interposer drawings, and complete manufacturing documentation packages

• Partner with Signal Integrity (SI) and Power Integrity (PI) teams to incorporate simulation results into design decisions
• Conduct DFM reviews and feasibility studies; interpret parasitic modeling and validation data
• Drive material selection decisions based on simulation, reliability, and manufacturability data

• Partner with OSAT assembly partners, substrate suppliers, and Technology Development teams to define design rules and advance routing methodologies for next-gen solutions
• Lead DFMEA reviews and define assembly DOEs to ensure HVM readiness
• Support continuous improvement: global design alignment, IP development, competitive analysis, and package design roadmaps

• Bachelor's degree in Electrical Engineering, Mechanical Engineering, Materials Science, or related field + 5 years of semiconductor package design experience
• OR Master's degree in the above fields + 3 years of semiconductor package design experience
• Hands-on proficiency with advanced package EDA tools such as Cadence Allegro Package Designer+, Cadence Integrity 3D-IC, or Siemens/Mentor Xpedition
• Experience with flip chip, wire bond interconnects, BEOL/RDL flows, substrate stack-ups, and high-density routing
• Experience partnering with SI/PI simulation teams to drive package architecture and design optimization
• Experience collaborating with OSAT partners or assembly engineering organizations to deliver designs through HVM

7 plus years of proven experience with advanced DRAM technologies — LPDDR, HBM, or GDDR

• Experience with TSV stacking, micro-bump layout, and Chip-Package…