×
Register Here to Apply for Jobs or Post Jobs. X

Senior DFT Engineer, SOC Test & RTL Optimization

Job in Agnew, Santa Clara County, California, USA
Listing for: Intel Corporation
Full Time position
Listed on 2026-05-26
Job specializations:
  • Engineering
    Electrical Engineering, Systems Engineer
Salary/Wage Range or Industry Benchmark: 80000 - 100000 USD Yearly USD 80000.00 100000.00 YEAR
Job Description & How to Apply Below
Location: Agnew

Intel Corporation seeks an experienced engineer to drive DFT design and development in Agnew, California. The role requires a strong foundation in DFT techniques, leadership in semiconductor projects, and familiarity with advanced design tools.

Applicants must have at least 7 years of experience and a degree in Electrical Engineering or a related field. This role involves collaboration and problem-solving in a dynamic environment.

#J-18808-Ljbffr
Position Requirements
10+ Years work experience
To View & Apply for jobs on this site that accept applications from your location or country, tap the button below to make a Search.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
 
 
 
Search for further Jobs Here:
(Try combinations for better Results! Or enter less keywords for broader Results)
Location
Increase/decrease your Search Radius (miles)
0
200
Filters
Education Level
Experience Level (years)
Posted in last:
Salary