Electrical Engineering - Cleared Contractor - L5
Listed on 2026-07-01
-
Engineering
Systems Engineer, Electronics Engineer, Hardware Engineer
FPGA Engineer
Job Location:
Camden, NJ Duration: 12 months
Reporting to the Manager, Engineering (ASIC/FPGA), the Senior Member of Engineering Staff (SMES) will be part of the key design team, responsible for the delivery of FPGAs for defense applications. S/he will architect, implement FPGA design, with hands on design/debug with primarily Ethernet, I2C, SPI, AXI protocols. State-of-the-art EDA flows/methodologies including Mentor EDA:
Simulator Questa Prime, Verification IP (QVIPs), UVM framework, Clock Domain Crossing (CDC), Reset Domain Crossing (RDC), Questa Lint, Synopsys (DC/Primetime/Synplify), Xilinx/Client/Microchip EDA (Vivado/Libero/Quartus). We are a learning organization and have the capability to target all FPGA vendors and have ASIC front end capability, with mature design processes. This is a high impact role in the organization to ensure robust quality and delivery of communication products for National Security.
Essential Functions:
- Derive FPGA design specifications from system requirements
- Develop detailed FPGA architecture for implementation
- Implement design in RTL (VHDL) and perform module level simulations
- Perform Synthesis, Place and Route (PAR) and Static Timing Analysis (STA)
- Perform RTL quality using:
Lint, Reset Domain Crossing (RDC), Clock Domain Crossing (CDC), Static Formal EDA - Generate verification test plans and perform End to End Simulations
- Support Board, FPGA bring up
- Validate design through HW/SW integration test with test equipment
- Support product collateral for NSA certification
Qualifications:
- Bachelor of Science (BS)
-Four year degree or Masters (MS) or PhD from an accredited course of study in engineering, engineering technology (chemistry, physics, mathematics, data science, or Electrical/Electronics/Computer Engineering/Computer Science) - 3-5+ years' experience designing FPGA products with VHDL
- Experience with Xilinx FPGAs and Vivado
- Experience with Revision control system
- Good written, verbal, and presentation skills
- Experience with Earned Value Management (EVM)
- Active DoD Security Clearance
EEO Employer Lance Soft is a certified Minority Business Enterprise (MBE) and an equal opportunity employer. We prohibit discrimination and harassment of any kind based on race, color, sex, religion, sexual orientation, national origin, disability, genetic information, pregnancy, or any other protected characteristic as outlined by federal, state, or local laws. This policy applies to all employment practices within our organization, including hiring, recruiting, promotion, termination, layoff, recall, leave of absence, compensation, benefits, training, and apprenticeship.
Lance Soft makes hiring decisions based solely on qualifications, merit, and business needs at the time.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).