×
Register Here to Apply for Jobs or Post Jobs. X

DFT Design Engineer : SoC Validation & Debug

Job in Cary, Wake County, North Carolina, 27518, USA
Listing for: Cadence
Full Time position
Listed on 2026-08-29
Job specializations:
  • Engineering
    Test Engineer, Hardware Engineer
Salary/Wage Range or Industry Benchmark: 89000 - 165000 USD Yearly USD 89000.00 165000.00 YEAR
Job Description & How to Apply Below
Position: DFT Design Engineer I: SoC Validation & Debug

Cadence in Cary, NC seeks an experienced DFT engineer to define and implement SoC level DFT architectures spanning pre-silicon to post-silicon phases. You will develop, integrate and support SCAN, ATPG, MBIST, BSCAN and iJTAG, while driving DFT sign-off and collaborating with RTL, verification, physical design, and operations teams.

The role requires a BS degree and at least 3 years of hands-on SoC DFT experience, with scripting skills in TCL, Perl, or Python to automate flows.

#J-18808-Ljbffr
To View & Apply for jobs on this site that accept applications from your location or country, tap the button below to make a Search.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
 
 
 
Search for further Jobs Here:
(Try combinations for better Results! Or enter less keywords for broader Results)
Location
Increase/decrease your Search Radius (miles)
0
200
Filters
Education Level
Experience Level (years)
Posted in last:
Salary