FPGA Designer, Electrical Engineer II; Onsite
Listed on 2026-07-14
-
Engineering
Electronics Engineer, Hardware Engineer, Test Engineer, Systems Engineer
Job Details
Date Posted:
Country:
United States of America
Location:
US-IA-CEDAR RAPIDS-121 ~ 350 Collins Rd NE ~ BLDG 121
Position Role Type:
Onsite
U.S. Citizenship
Required:
Yes
Security Clearance:
None/Not Required
RTX is the world's largest aerospace and defense company, offering cutting‑edge solutions across its three leading businesses. Collins Aerospace, a leader in intelligent avionics, works to create advanced cockpit displays, vision systems, and digital solutions for global government, commercial, and business aviation customers.
What You Will Do- Capture, decompose, and trace requirements.
- Develop ASIC/FPGA/SoPC digital architecture and design.
- Write RTL design code and perform simulations in VHDL, Verilog, and/or System Verilog.
- Create UVM constrained‑random environments using System Verilog.
- Design placement and timing constraints; perform synthesis and place‑and‑route.
- Conduct static timing analysis, linting, LEC, and clock‑domain‑crossing analysis.
- Perform ASIC/FPGA/SoPC verification with inspection, simulation, testing, and analysis methods.
- Generate DO‑254 DAL‑A certification artifacts for airborne electronic hardware.
- Participate in peer reviews and FAA SOI audits.
- Create engineering bids and support RFIs and RFPs.
- Communicate with engineering, program management, leadership, and customers.
- May act as a project engineer.
- Recommend tools and practices for continuous improvement of the design flow.
- Mentor or guide other engineers.
- Degree in STEM with at least 2 years of relevant experience, or an advanced degree in a related field.
- Proficiency in RTL and test‑bench writing using VHDL, Verilog, or System Verilog.
- Experience with FPGA tools such as Questasim, Vivado, Libero, Synplify Pro, etc.
- Experience with data interfaces (PCIe, DDR, I2C, Ethernet, CDN, ARINC‑429, etc.).
- Experience with device‑level timing and clock‑domain crossing.
- Experience with Linux or Unix, scripting, C/C++, Python, and/or Perl.
- Ability to work independently and as part of a global, matrixed engineering team.
- Experience with UVM constrained‑random methodology.
- Experience with DO‑254 processes and design assurance for ASIC, FPGA, or SoPC.
- Experience with video or networking concepts and architectures.
- Familiarity with best‑practice chip‑level verification techniques and languages.
- Experience managing cost, schedule, and performance objectives.
- Basic risk‑management skills.
- Medical, dental, and vision insurance.
- Three weeks of vacation for newly hired employees.
- Generous 401(k) plan with employer matching and separate employer retirement contribution, including a Lifetime Income Strategy option.
- Tuition reimbursement program.
- Student loan repayment program.
- Life and disability coverage.
- Optional additional coverages such as pet, home, auto, accidental, critical illness, legal, and .
- Birth, adoption, and parental leave benefits.
- Ovia Health, fertility, and family planning program.
- Adoption assistance and Autism benefit.
- Employee assistance plan with up to 10 free counseling sessions.
- Healthy You incentives and wellness rewards program.
- Doctor on Demand and virtual doctor visits.
- Bright Horizons child and elder care.
- Todoc medical experts and second‑opinion program.
- Other benefits listed in the full posting.
Salary Range: $68,900 – $131,100 USD.
RTX is an Equal Opportunity Employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, age, disability, or veteran status. RTX provides affirmative action for qualified individuals with a disability and protected veterans.
Privacy Policy and Terms:
.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).