×
Register Here to Apply for Jobs or Post Jobs. X

Senior Firmware Engineer

Job in Cedar Rapids, Linn County, Iowa, 52404, USA
Listing for: Donatech Corporation
Full Time position
Listed on 2026-09-23
Job specializations:
  • Engineering
    Hardware Engineer, Systems Engineer, Test Engineer
Salary/Wage Range or Industry Benchmark: 90000 - 130000 USD Yearly USD 90000.00 130000.00 YEAR
Job Description & How to Apply Below

Position would require the candidate to be a W2 employee of Donatech.

US Citizenship Required.

Active Secret Clearance Required.

  • Requirements Management:
    Developing, reviewing, and maintaining hardware requirements to ensure completeness, correctness, and traceability to system-level requirements in DOORS.
  • Design and Implementation:
    Creating complex hardware designs, often using FPGAs, that meet DAL A objectives.
  • Verification and Validation:
    Performing rigorous verification activities, including functional testing, quantitative analysis, and reviews, to demonstrate that the hardware meets all requirements
  • Tool Assessment:
    Evaluating and qualifying design and verification tools to ensure they do not introduce errors, especially for Level A hardware
  • Documentation and Compliance:
    Maintaining detailed records of design decisions, verification results, and traceability matrices to satisfy certification authorities
  • Cross-Functional Collaboration:

    Working closely with systems engineers, software teams, and certification authorities to ensure integrated system safety.
Qualifications You Must Have:

Proven experience in FPGA development and DO-254 compliance processes.

Familiarity with DO-254 DAL A, Mil-516C related certification guidance.

Expertise in verification planning, testing, and tool qualification.

Ability to produce thorough documentation and maintain traceability from requirements to implementation and verification.

  • RTL coding and simulation in VHDL or Verilog
  • Digital circuit architecture, design, resource tradeoffs, timing analysis and timing closure
  • Testbench development for the verification of RTL blocks using VHDL or System Verilog.
  • Proficiency using FPGA simulation and synthesis tools (e.g. Modelsim, Synplify, Quartus, Vivado, or other FPGA-specific tools)
  • Familiarity with revision control concepts and tools (e.g. Git, Subversion)
  • Ability to work with minimal supervision, team with engineers of a variety of skills and backgrounds, and matrix into projects with aggressive schedules and frequent milestones.
  • Strong oral and written communication skills with the ability to document and present one's work and status
  • Bachelor's Degree in applicable engineering or science field plus 4 years related experience.
Position Requirements
10+ Years work experience
To View & Apply for jobs on this site that accept applications from your location or country, tap the button below to make a Search.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
 
 
 
Search for further Jobs Here:
(Try combinations for better Results! Or enter less keywords for broader Results)
Location
Increase/decrease your Search Radius (miles)
0
200
Filters
Education Level
Experience Level (years)
Posted in last:
Salary