×
Register Here to Apply for Jobs or Post Jobs. X

I​/O Design Engineer

Job in Chandler, Maricopa County, Arizona, 85249, USA
Listing for: Broadcom
Full Time position
Listed on 2026-08-22
Job specializations:
  • Engineering
    Electronics Engineer, Systems Engineer, Electrical Engineering, Test Engineer
Salary/Wage Range or Industry Benchmark: 110000 - 176000 USD Yearly USD 110000.00 176000.00 YEAR
Job Description & How to Apply Below

Role Overview

Broadcom's Central Engineering Group is seeking an I/O Design Engineer with experience in analog and mixed-signal IC design. The candidate will contribute to the design and verification of a broad range of IP and I/Os, including leading-edge AI programs on advanced nodes. Joining a world-class team of engineers with a highly collaborative culture, the role offers opportunities for growth and development.

Job Description

Broadcom's Central Engineering Group is seeking an I/O Design Engineer with experience in analog and mixed-signal IC design. The candidate will contribute to the design and verification of a broad range of IP and I/Os, including leading-edge AI programs on advanced nodes. Joining a world-class team of engineers with a highly collaborative culture, the role offers opportunities for growth and development.

Responsibilities
  • Design of CMOS I/O, high-precision bandgap references, op-amps, comparators and power-on-reset circuits.
  • Run simulations to validate AC/DC performance, signal integrity, jitter and power.
  • Perform transistor reliability and EMIR analysis.
  • Work closely with layout teams to oversee physical design and verification.
  • Build Verilog, Synopsys Liberty and IBIS models.
  • Create and maintain detailed technical documentation, including datasheets, application notes and integration guides.
  • Support chip-level integration and silicon bring-up in test chips and customer products.
Technical Skills And Requirements
  • MS or PhD in Electrical Engineering.
  • 6+ years of I/O or analog circuit design experience.
  • Deep proficiency in Cadence Virtuoso Schematic/Layout capture and SPICE/Spectre circuit simulation.
  • Solid foundation in I/O protocols including GPIO, I2C, I3C, eMMC, RGMII and SPMI.
  • Familiarity with ESD, Latch-up, EMI and Signal Integrity.
  • Experience with advanced CMOS FinFET and GAA process nodes, including features, technology limitations and PPA tradeoffs.
Compensation And Benefits

The annual base salary range for this position is USD  To USD  As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth. All subject to relevant plan documents and award agreements.

Broadcom offers a competitive and comprehensive benefits package:
Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.

R026781

#J-18808-Ljbffr
To View & Apply for jobs on this site that accept applications from your location or country, tap the button below to make a Search.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
 
 
 
Search for further Jobs Here:
(Try combinations for better Results! Or enter less keywords for broader Results)
Location
Increase/decrease your Search Radius (miles)
0
200
Filters
Education Level
Experience Level (years)
Posted in last:
Salary