×
Register Here to Apply for Jobs or Post Jobs. X

Senior Digital Design Engineer, Air Dominance and Strike

Job in Costa Mesa, Orange County, California, 92626, USA
Listing for: Anduril
Full Time position
Listed on 2026-09-05
Job specializations:
  • Engineering
    Hardware Engineer, Electronics Engineer, Systems Engineer, Test Engineer
Salary/Wage Range or Industry Benchmark: 166000 - 220000 USD Yearly USD 166000.00 220000.00 YEAR
Job Description & How to Apply Below

Senior Digital Design Engineer, Air Dominance and Strike

Costa Mesa, California, United States

Anduril Industries is a defense technology company with a mission to transform U.S. and allied military capabilities with advanced technology. By bringing the expertise, technology, and business model of the 21st century's most innovative companies to the defense industry, Anduril is changing how military systems are designed, built and sold. Anduril's family of systems is powered by Lattice OS, an AI-powered operating system that turns thousands of data streams into a realtime, 3D command and control center.

As the world enters an era of strategic competition, Anduril is committed to bringing cutting-edge autonomy, AI, computer vision, sensor fusion, and networking technology to the military in months, not years.

About The Job

We are looking for a Senior FPGA Design Engineer to join our team in Costa Mesa, CA. In this role, you will design and integrate RTL for FPGA and SoC platforms used in high-performance embedded systems, avionics, and mission-critical hardware. You will work across the full development cycle, from requirements and microarchitecture through RTL implementation, simulation, synthesis, timing closure, lab bring-up, and system integration.

We welcome candidates from a range of complex digital hardware environments.

What You'll Do
  • Design and implement RTL in VHDL, Verilog, or System Verilog for FPGA and SoC-based systems.
  • Translate system and hardware requirements into microarchitecture, interface definitions, and implementation plans.
  • Own FPGA designs or major functional blocks from architecture through integration, timing closure, and lab debug.
  • Develop and execute simulation, synthesis, and implementation flows, including timing and resource closure.
  • Debug functional, timing, and integration issues in simulation and on hardware.
  • Support board bring-up, lab validation, and system integration on target platforms.
  • Collaborate with hardware, embedded software, systems, and verification engineers to deliver complete solutions.
  • Participate in design reviews, code reviews, and technical documentation.
  • Contribute to reusable design practices, coding standards, and development workflows.
  • Support rapid prototyping while maintaining the engineering rigor required for production hardware.
Required Qualifications
  • Bachelor's degree in Electrical Engineering, Computer Engineering, or related field.
  • 8+ years of FPGA, ASIC, or closely related digital design experience.
  • Proficiency in VHDL and/or Verilog/System Verilog.
  • Hands-on experience with simulation, synthesis, implementation, and timing closure on modern FPGA platforms.
  • Hands-on debug experience in simulation and on hardware.
  • Strong digital design fundamentals, including clocking, resets, state machines, CDC awareness, and interface design.
  • Proficiency with Linux-based development environments, Git-based workflows, and Tcl and/or Python scripting.
  • Strong written and verbal communication skills.
  • Eligible to obtain and maintain an active U.S. Secret security clearance.
Preferred Qualifications
  • 12+ years of FPGA development experience.
  • Experience owning a major functional block, subsystem, or full FPGA design from concept through integration.
  • Familiarity with AMD (Xilinx), Intel/Altera, or Lattice FPGA development environments.
  • Experience with embedded systems and hardware/software co-design, including AMD (Xilinx) Vitis or similar tooling.
  • Familiarity with common high-speed or embedded interfaces such as Ethernet, PCIe, JESD
    204, SPI, I2C, UART, CAN, or MIL-STD-1553.
  • Familiarity with DO-254 or similar military or safety-critical development standards.
  • Experience building or improving reusable IP, verification infrastructure, CI/CD flows, or team workflows.
  • Familiarity with modern build and development tooling such as Jira, automated regression infrastructure, and reproducible build environments.

US Salary Range

$166,000 - $220,000 USD

The salary range for this role is an estimate based on a wide range of compensation factors, inclusive of base salary only. Actual salary offer may vary based on (but not limited to) work experience, education and/or training, critical skills, and/or business considerations. Highly competitive equity grants are included in the majority of full time offers; and are considered part of Anduril's total compensation package.

Additionally, Anduril offers top-tier benefits for full-time employees, including:

Position Requirements
10+ Years work experience
To View & Apply for jobs on this site that accept applications from your location or country, tap the button below to make a Search.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
 
 
 
Search for further Jobs Here:
(Try combinations for better Results! Or enter less keywords for broader Results)
Location
Increase/decrease your Search Radius (miles)
0
200
Filters
Education Level
Experience Level (years)
Posted in last:
Salary