ASIC Design Engineer, Cloud-Scale Machine Learning Acceleration team - Annapurna Labs; AWS

ASIC Design Engineer, Cloud-Scale Machine Learning Acceleration team – Annapurna Labs

Amazon Web Services provides a highly reliable, scalable, low-cost infrastructure platform in the cloud that powers hundreds of thousands of businesses in 190 countries around the world. We have data center locations in the U.S., Europe, Singapore, and Japan, and customers across all industries.

Custom SoCs (System on Chip) live at the heart of AWS Machine Learning servers. As a member of the Cloud-Scale Machine Learning Acceleration team you’ll be responsible for the design and optimization of hardware in our data centers, including AWS Inferentia, our custom designed machine learning inference datacenter server. Our success depends on our world‑class server infrastructure; we’re handling massive scale and rapid integration of emergent technologies.

We’re looking for an ASIC Design Engineer to help us trail‑blaze new technologies and architectures, while ensuring high design quality and making the right trade‑offs.

• Develop and implement high‑performance, area and power‑efficient RTL designs to meet project specifications and targets.
• Conduct in‑depth analysis of designs, microarchitectures, and architectures to optimize trade‑offs between features, power consumption, performance, and area requirements.
• Create microarchitectures, implement System Verilog RTL, and deliver synthesis and timing‑clean designs with appropriate constraints.
• Execute lint and clock‑domain‑crossing quality checks to ensure design integrity.
• Collaborate closely with cross‑functional teams, including architects, fellow designers, verification specialists, pre‑ and post‑silicon validation teams, and synthesis, timing, and back‑end experts.

The ideal candidate will have a strong background in ASIC design, proficiency in System Verilog, and excellent analytical and problem‑solving skills. Experience with high‑performance and power‑efficient designs is highly desirable.

You will thrive in this role if you:

• Have a “Learn and Be Curious” mindset.
• Have familiarity with key components such as interconnects, DMAs, memory sub‑systems, accelerator engines, debug and system‑level architectures.
• Have a strong drive to innovate, explore new solutions, and contribute to the company’s intellectual property through patents.

Here at AWS, we embrace our differences. We are committed to furthering our culture of inclusion. We have ten employee‑led affinity groups, reaching 40,000 employees in over 190 chapters globally. We have innovative benefit offerings, and host annual and ongoing learning experiences, including our Conversations on Race and Ethnicity (CORE) and Amaze Con conferences. Amazon’s culture of inclusion is reinforced within our 16 Leadership Principles, which remind team members to seek diverse perspectives, learn and be curious, and earn trust.

Our team values work‑life balance. It isn’t about how many hours you spend at home or at work; it’s about the flow you establish that brings energy to both parts of your life. We believe striking the right balance between your personal and professional life is critical to life‑long happiness and fulfillment. We offer flexibility in working hours and encourage you to find your own balance.

Our team is dedicated to supporting new members. We have a broad mix of experience levels and tenures, and we’re building an environment that celebrates knowledge sharing and mentorship. We care about your career growth and strive to assign projects based on what will help each team member develop into a better‑rounded professional and enable them to take on more complex tasks in the future.

We are open to hiring candidates to work out of one of the following locations:
Cupertino, CA, USA | Austin, TX, USA

• Bachelor’s degree in Electrical Engineering or a related field.
• Experience identifying bugs in architecture, algorithms, functionality, and performance with strong overall debugging skills.
• Experience verifying at multiple levels of logic from IP blocks to SoCs to full system testing.