×
Register Here to Apply for Jobs or Post Jobs. X

Sr. EMIR Engineer, Annapurna Labs - Cloud Scale Machine Learning

Job in Cupertino, Santa Clara County, California, 95014, USA
Listing for: Amazon
Full Time position
Listed on 2026-06-13
Job specializations:
  • Engineering
    Systems Engineer, Electrical Engineering, Electronics Engineer
Salary/Wage Range or Industry Benchmark: 125000 - 150000 USD Yearly USD 125000.00 150000.00 YEAR
Job Description & How to Apply Below

Our Machine Learning Acceleration (MLA) team develops the Inferentia and Trainium SoCs that power today’s AI workloads in datacenters worldwide. As a Sr. EMIR Engineer, you’ll contribute to the EMIR sign‑off of our SoCs and help maintain a high bar on quality.

Key job responsibilities
  • Design & analyze power grids
  • Setup flows for EMIR analysis
  • Run EMIR analysis for large subsystems and So Cs
  • Partner with EDA tool vendors to develop/evaluate new methodologies for EMIR analysis
  • Develop and maintain dashboards for EMIR rollups
  • Work with designers, architects, verification engineers and physical design engineers to develop vectors for IR analysis, thermal analysis, and power estimation
A day in the life
  • Design and evaluate power grids
  • Work with designers, architects and verification engineers to develop worst‑case vectors for power and IR analysis
  • Root‑cause low annotation or low switching coverage with vectors
  • Develop & maintain dashboards to track EMIR status
  • Root‑cause IR drop and suggest solutions to fix
  • Combine IR analysis of SoC with IR at board and package level (concurrent IR analysis)
  • Do post‑silicon power measurements and correlate with simulation
  • Innovate on ways to model VR, board and package impact on voltage drop more accurately
  • Partner with EDA tool vendors to develop/evaluate new methodologies for EMIR analysis
About the team

We are a start‑up‑like team where collaboration and flexibility are core. You’ll work with thought leaders in multiple technology areas and with architects, RTL designers, verification engineers, physical design engineers, emulation engineers, and software engineers.

Basic Qualifications
  • 5+ years of ASIC implementation, synthesis, STA and physical design in deep sub‑micron nodes (16 nm or smaller)
  • BS + 6 yrs or MS + 5 yrs or PhD + 3 yrs in EE/CS
  • Expertise on EMIR analysis tools such as Redhawk‑SC, Voltus or similar
  • Deep, circuit‑level understanding of power, EM and IR
  • Ability to give feedback to RTL designers and physical designers on how to reduce IR
  • Highly proficient with scripting languages (Tcl, Perl, Python or similar)
  • Good understanding of physical design, EM/IR, power integrity and thermal at die, package, board and server levels
Preferred Qualifications
  • Familiarity with Make or similar for automation of EMIR rollups
  • Experience with RTL design (System Verilog)
  • Experience with PnR tools (Fusion Compiler or Innovus)
  • Familiarity with power analysis tools (Prime Power or similar)
  • Familiarity with timing analysis tools (Prime Time or similar)
  • Some experience with lab equipment and capability to do lab power analysis

Amazon is an equal‑opportunity employer and does not discriminate on the basis of protected veteran status, disability, or other legally protected status.

#J-18808-Ljbffr
To View & Apply for jobs on this site that accept applications from your location or country, tap the button below to make a Search.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
 
 
 
Search for further Jobs Here:
(Try combinations for better Results! Or enter less keywords for broader Results)
Location
Increase/decrease your Search Radius (miles)
0
200
Filters
Education Level
Experience Level (years)
Posted in last:
Salary