×
Register Here to Apply for Jobs or Post Jobs. X

Sr. Physical Design Verification Engineer, Annapurna Labs

Job in Cupertino, Santa Clara County, California, 95014, USA
Listing for: Amazon
Full Time position
Listed on 2026-07-13
Job specializations:
  • Engineering
    Hardware Engineer, Test Engineer, Systems Engineer
Salary/Wage Range or Industry Benchmark: 190000 - 240000 USD Yearly USD 190000.00 240000.00 YEAR
Job Description & How to Apply Below

Sr. Physical Design Verification Engineer, Annapurna Labs

Annapurna Labs (our organization within AWS Utility Computing) designs silicon and software that accelerates innovation. Customers choose us to create cloud solutions that solve challenges that were unimaginable a short time ago. Our custom chips, accelerators, and software stacks enable us to take on technical challenges that have never been seen before, and deliver results that help our customers change the world.

Key Responsibilities
  • Drive full chip floorplan, integration, and physical verification sign‑off and closure.
  • Define, execute and optimize next‑generation physical verification and integration methodologies using industry‑standard EDA tools (Calibre, IC Validator).
  • Perform DRC, LVS, PERC verification, and fill insertion.
  • Debug and resolve physical verification issues in collaboration with layout and design teams.
  • Interface with foundries for MT form, rule deck updates and violation waivers.
  • Develop and maintain verification runsets and methodologies.
  • Support technology file development and qualification.
  • Fine‑tune cloud infrastructure to improve compute and storage utilization for physical design work.
  • Mentor junior engineers on physical verification methodologies and closure.
Basic Qualifications
  • Experience in Python, Perl, or another scripting language.
  • BS + 10 yrs or MS + 7 yrs in EE/CS, or related field.
  • 5+ years in physical verification for advanced technology nodes.
  • Expert knowledge of industry‑standard physical verification tools (Calibre, IC Validator, PVS).
  • Strong understanding of semiconductor manufacturing processes and design rules.
  • Proven track record of successful tape‑outs.
  • Strong communication and collaboration abilities.
  • Design flow knowledge: understanding of backend physical design flows (FC/Innovus).
Preferred Qualifications
  • Experience with integration and verification in advanced nodes (5 nm or below).
  • Knowledge of custom and digital design flows.
  • Expertise with DFM methodologies.
  • Expertise in reliability verification (ESD, EM, IR drop).
  • Background in layout design or custom IC development.
Location
  • Cupertino, CA
  • Austin, TX
Equal Opportunity Employer Statement

Amazon is an equal‑opportunity employer and does not discriminate on the basis of protected veteran status, disability, or other legally protected status.

#J-18808-Ljbffr
To View & Apply for jobs on this site that accept applications from your location or country, tap the button below to make a Search.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
 
 
 
Search for further Jobs Here:
(Try combinations for better Results! Or enter less keywords for broader Results)
Location
Increase/decrease your Search Radius (miles)
0
200
Filters
Education Level
Experience Level (years)
Posted in last:
Salary