×
Register Here to Apply for Jobs or Post Jobs. X

Senior ASIC Physical Design Engineer – Tapeouts & PV

Job in Cupertino, Santa Clara County, California, 95014, USA
Listing for: Amazon
Full Time position
Listed on 2026-07-18
Job specializations:
  • Engineering
    Hardware Engineer, Electronics Engineer
Salary/Wage Range or Industry Benchmark: 183000 - 247600 USD Yearly USD 183000.00 247600.00 YEAR
Job Description & How to Apply Below

Annapurna Labs, a part of Amazon, is seeking a SOC Top Level Physical Design Engineer to help design and optimize hardware for AWS data centers. You’ll own the full chip floorplan, placement, integration, and tapeout, collaborating with FE teams to align RTL with physical implementation.

The role requires strong experience in physical verification, backend design flows (FC/Innovus), and industry tools like Calibre and IC Validator.

#J-18808-Ljbffr
Position Requirements
10+ Years work experience
To View & Apply for jobs on this site that accept applications from your location or country, tap the button below to make a Search.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
 
 
 
Search for further Jobs Here:
(Try combinations for better Results! Or enter less keywords for broader Results)
Location
Increase/decrease your Search Radius (miles)
0
200
Filters
Education Level
Experience Level (years)
Posted in last:
Salary