×
Register Here to Apply for Jobs or Post Jobs. X

SystemVerilog Mixed-Signal Modeling Engineer

Job in Cupertino, Santa Clara County, California, 95014, USA
Listing for: Apple Inc.
Full Time position
Listed on 2026-07-18
Job specializations:
  • Engineering
    Test Engineer, Systems Engineer, Electronics Engineer, Engineering Design & Technologists
Salary/Wage Range or Industry Benchmark: 180000 - 280000 USD Yearly USD 180000.00 280000.00 YEAR
Job Description & How to Apply Below

Apple Inc. in Cupertino, CA, seeks a Mixed-Signal Behavioral Modeling Engineer to model complex custom circuits for system-level verification and performance assessment.

You will develop System Verilog functional models, analyze data with Python/MATLAB, and assess model accuracy through simulations and formal checks. The role requires collaboration across design and verification teams to enhance methodologies and flows for SoC modeling, with opportunities to contribute to modeling standards and

#J-18808-Ljbffr
To View & Apply for jobs on this site that accept applications from your location or country, tap the button below to make a Search.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
 
 
 
Search for further Jobs Here:
(Try combinations for better Results! Or enter less keywords for broader Results)
Location
Increase/decrease your Search Radius (miles)
0
200
Filters
Education Level
Experience Level (years)
Posted in last:
Salary