×
Register Here to Apply for Jobs or Post Jobs. X

FE Engineer

Job in Cupertino, Santa Clara County, California, 95014, USA
Listing for: Socket.dev
Full Time position
Listed on 2026-09-14
Job specializations:
  • Engineering
    Test Engineer, Hardware Engineer, Electronics Engineer
Salary/Wage Range or Industry Benchmark: 180000 - 240000 USD Yearly USD 180000.00 240000.00 YEAR
Job Description & How to Apply Below

Imagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish. Dynamic, smart people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products.

The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it. Join us to help deliver the next groundbreaking Apple product. Do you love working on challenges that no one has solved yet? As a member of our dynamic group, you will have the unrivaled and rewarding opportunity to craft upcoming products that will delight and encourage millions of Apple's customers every single day.

As a SoC Front End Design Integration Engineer you will be designing, integrating, and verifying a system fabric bus into a subsystem. In this role, you will need to define and build this platform with flexibility and reusability in mind.

Description
  • Building a test bench, creating test vectors, and running the verification environment to verify that the subsystem you designed works properly
  • Synthesize the subsystem into logic and perform Static Timing Analysis (STA) on the design to make sure it meets the timing requirements
  • Designing, integrating, and verifying a system fabric bus into a subsystem
Minimum Qualifications

Digital Logic Design knowledge

Verilog/System Verilog RTL language design entry

Synopsys/Cadence synthesis

Synopsys Prime Time Static Timing Analysis (STA)
Synopsys (VCS)/Cadence(Incisive) simulation Strong problem solving and analytical skills

Strong communication skills combined with team-oriented approaches to own the verification efforts in a specific area of the design

Preferred Qualifications
  • Experience/exposure writing specifications and documentation
  • Experience/exposure with verifying logic design hardware
  • Experience/exposure to front-end tools and methodologies
To View & Apply for jobs on this site that accept applications from your location or country, tap the button below to make a Search.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
 
 
 
Search for further Jobs Here:
(Try combinations for better Results! Or enter less keywords for broader Results)
Location
Increase/decrease your Search Radius (miles)
0
200
Filters
Education Level
Experience Level (years)
Posted in last:
Salary