Senior FPGA Signal Processing Engineer

If you are unable to complete this application due to a disability, contact this employer to ask for an accommodation or an alternative application process.

Full Time Employee Full-Time US

5 days ago Requisition

Salary Range: $97,000.00 To $ Annually

Position Title:Senior FPGA Signal Processing Engineer
Requisition :1871
Position Location:Remote
Position

Reports To:

Senior Manager, FPGA Engineering
Supervises Others:No

At Trident Systems Space Electronic Systems (SES) division, we believe in the power of using strong engineering principles to drive innovation and solve complex problems. We foster a culture of rigorous engineering and continuous improvement, leveraging the full knowledge of our organization through collaborative product development processes that include design and peer reviews. We combine our expertise in space electronics with right-sized development processes to create innovative, high-performance space-based electronic systems that meet our customers' evolving needs.

We are a mission partner supporting DoD, Intelligence Community, and Civil space customers. We develop complex, radiation effects mitigated, designs that balance competing requirements in modern space programs, delivering cutting-edge solutions that enable our customers to achieve more in space.

Position Summary

The Senior FPGA Signal Processing Engineer (Image/Video and Compression) will play a critical role in the design and development of advanced FPGA-based imaging and data compression solutions supporting space-based electronic systems. This position is responsible for architecting, implementing, and verifying complex, high-speed programmable logic designs for systems that process, analyze, and compress image and video data.

The ideal candidate brings strong expertise in image and video processing and compression algorithms, with the ability to understand existing approaches, evaluate their suitability, and modify or tune them for specific application needs,rather than developing entirely new algorithms from scratch. They have a proven track record of translating these algorithms into efficient FPGA implementations, building high-throughput, low-latency data-processing pipelines on FPGAs;

performing fixed point conversion and hardware optimization; validating numerical accuracy and output quality against golden algorithm models; and collaborating across hardware, firmware, and software teams to deliver mission-critical solutions to DoD, Intelligence Community, and Civil space customers.

Duties and Responsibilities

• Work within a multi-discipline team of engineers designing advanced processing, imaging, sensor, RF, networking, and data storage solutions for space applications, utilizing the latest FPGA technologies (with a strong emphasis on AMD (Xilinx) devices such as Zynq Ultra Scale+ MPSoC, Zynq Ultra Scale+ RFSoC, and Versal ACAP).
• Architect FPGA-based pipelines for image/video or other sensor data processing and compression, including data acquisition, pre-processing, transformation, compression, and output formatting for space-based systems.
• Analyze existing image/video processing and compression algorithms (often developed in MATLAB or similar environments), understand their operation and performance characteristics, and adapt or tune them for specific application, performance, and implementation constraints.
  Use MATLAB (and optionally Simulink or similar tools) to evaluate and refine existing algorithms, establish golden reference models for output quality, rate/distortion behavior, and numerical accuracy, and support their translation into hardware implementations.
• Translate MATLAB-level algorithms and specifications into FPGA architectures by:
  • Partitioning functionality between FPGA logic, embedded processors, and other accelerators.
  • Performing fixed-point analysis, quantization, and word-length optimization.
  • Mapping algorithms to DSP blocks, memory structures, and streaming data paths.
• Create and maintain complete FPGA designs using VHDL or Verilog and, when applicable, Vivado IP Integrator, with emphasis on efficient data-path architecture, deterministic latency, and high-throughput implementations.
• Code, simulate, and verify a wide range of RTL modules for FPGAs including:
  • DSP-oriented processing blocks (filters, transforms, resampling, and related operations).
  • Compression and decompression modules based on standard or custom approaches.
  • Control logic and interfaces to external peripherals and sensors or…