×
Register Here to Apply for Jobs or Post Jobs. X

Senior Design Verification Engineer - Full-Chip & FPGA

Job in Folsom, Sacramento County, California, 95630, USA
Listing for: Redolent Infotech Pvt. Ltd.
Full Time position
Listed on 2026-08-22
Job specializations:
  • Engineering
    Test Engineer, Electronics Engineer, Hardware Engineer
Salary/Wage Range or Industry Benchmark: 110000 - 170000 USD Yearly USD 110000.00 170000.00 YEAR
Job Description & How to Apply Below

Redolent Infotech Pvt. Ltd. in Folsom, CA seeks a Design Verification Engineer to drive full-chip verification using industry-standard methodologies.

You will develop UVM/OVM/VMM test benches, verify interfaces such as PCIe, NoC/AXI, DDR4, and work with tools like Synopsys VCS, Cadence IES, and formal checkers.

Candidates should have strong knowledge of verification techniques, SystemC-based modeling, and FPGA programming experience.

#J-18808-Ljbffr
Position Requirements
10+ Years work experience
To View & Apply for jobs on this site that accept applications from your location or country, tap the button below to make a Search.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
 
 
 
Search for further Jobs Here:
(Try combinations for better Results! Or enter less keywords for broader Results)
Location
Increase/decrease your Search Radius (miles)
0
200
Filters
Education Level
Experience Level (years)
Posted in last:
Salary