RTL Design Sign Off Lead
Listed on 2026-06-01
-
Engineering
Systems Engineer, Software Engineer, Electronics Engineer, Engineering Design & Technologists
Please Note:
If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account) If you already have a Candidate Account, please Sign-In before you apply.
We are seeking a Senior Digital VLSI Design Engineer with deep expertise in Synthesis, DFT, Clock Domain Crossing (CDC) and Reset Domain Crossing (RDC) sign-off for high speed complex IPs to be delivered to the SOC teams. In this role, you will be the technical authority responsible for defining and enforcing synchronization strategies across complex, multi-clock domains in advanced process nodes.
You will own the constraint creation process for synthesis, full‑chip CDC/RDC methodology, establishing rigorous constraints and waivers to ensure zero‑defect silicon. You will collaborate closely with Architecture and Chip Lead teams to review testability and DFT design, clocking and reset architectures early in the design cycle, identifying potential metastability or reset‑glitch issues before RTL freeze. The ideal candidate has 8+ years of experience and a mastery of structural and functional verification of crossings using industry‑standard tools (e.g., Spy Glass CDC/RDC, Spyglass Lint, Jasper Gold, or Meridian).
Experience with high‑speed interfaces such as Ser Des, LPDDR5/6, DDR4/5 or HBM, where asynchronous boundaries are critical, is highly desired.
As a Senior Engineer, you are expected to mentor the broader design team on Synthesis, DFT, CDC/RDC best practices and drive automated flows to streamline sign‑off for multi‑site global teams.
Qualifications- BSEE required, MSEE/PHD preferred.
- 8+ years of related experience.
- Annual base salary range for this position is $108,000 - $172,800.
- Discretionary annual bonus and opportunity to receive a competitive new hire equity grant, plus annual equity awards.
- Medical, dental and vision plans; 401(K) participation including company matching;
Employee Stock Purchase Program (ESPP);
Employee Assistance Program (EAP); company paid holidays, paid sick leave and vacation time. - Paid Family Leave and other leaves of absence in compliance with applicable laws.
Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.
If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.
Welcome! Thank you for your interest in Broadcom! We are a global technology leader that designs, develops and supplies a broad range of semiconductor and infrastructure software solutions. For more information please visit our video library and check out our Connected by Broadcom series. Follow us on Linked In Broadcom Inc.
#J-18808-Ljbffr(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).