×
Register Here to Apply for Jobs or Post Jobs. X

Design Director

Job in Fort Worth, Tarrant County, Texas, 76102, USA
Listing for: Nexperia
Full Time position
Listed on 2026-07-10
Job specializations:
  • Engineering
    Electronics Engineer, Systems Engineer, Hardware Engineer
Salary/Wage Range or Industry Benchmark: 180000 - 280000 USD Yearly USD 180000.00 280000.00 YEAR
Job Description & How to Apply Below

Design Director – Position Overview

Design Director leads the Dallas Design Center’s analog/mixed‑signal IC design organization responsible for New Product Introduction (NPI) in the Power Path category – eFuse, Load Switch, and Ideal Diode product families – within one of our Power product lines. The role carries full responsibility for design, verification, and layout engineering execution from product concept through Release‑for‑Supply, and reports directly to the General Manager, Power product line.

Key Responsibilities
  • Lead and manage a multi‑disciplinary team of analog/mixed‑signal design, digital design, verification, and layout/mask design engineers executing concurrent NPI projects from concept through volume production release.
  • Own technical oversight of all design phases: product architecture, transistor‑level circuit design, simulation and verification, physical layout, tape‑out, silicon bring‑up/validation, and characterization support through all MRA gates to RFS.
  • Drive first‑pass silicon success through rigorous design review discipline, design‑for‑quality practices (ESD, latch‑up, EM/IR, DFT, DFM), and disciplined MRA gate readiness.
  • Contribute to product definition in partnership with Systems Engineering and Product Management: assess feasibility, negotiate IC development trade‑offs (cost, performance, schedule, die size), and translate end‑system requirements into executable design specifications.
  • Drive the shared IP core strategy across the Power Path portfolio, maximizing design reuse and time‑to‑market across eFuse, Load Switch, and Ideal Diode families.
  • Plan and allocate design resources across concurrent NPIs; own design capacity planning, EDA/CAD tooling needs, and critical‑competency coverage for the Dallas Design Center.
  • Recruit, develop, mentor, and retain top design engineering talent; conduct performance management, build succession depth, and eliminate sole‑expert risk in critical design competencies.
  • Collaborate across global design sites and cross‑functional partners to ensure aligned, on‑schedule NPI execution.
  • Support key customer engagements: design‑in support for strategic accounts, technical escalation resolution, and credible customer‑facing representation of design capability and product performance.
  • Maintain competitive awareness of benchmark products and design approaches and apply insights to product definition and design differentiation.
  • Provide sustaining design support for released products: failure analysis, yield enhancement, and design‑related quality issue resolution.
  • Act as site design leadership for the Dallas Design Center, partnering with HR, Facilities, and corporate functions to maintain an effective, engaged design organization.
Hard Skills
  • Minimum Bachelor’s Degree in Electrical Engineering; MSEE/PhD preferred, with focus on analog and/or power IC circuit design.
  • 10+ years of hands‑on analog/mixed‑signal power IC design experience, including transistor‑level circuit design, physical layout oversight, and silicon validation in BCD/BiCMOS/CMOS process technologies (12V–150V class).
  • Demonstrated design management experience leading teams of 10+ engineers across design, verification, and layout disciplines, with a sustained track record of released products in volume production.
  • Direct design experience in power‑path protection and distribution products – eFuses, load switches, ideal diode controllers, hot‑swap controllers, surge stoppers – or closely adjacent power management ICs (DC‑DC converters/controllers, gate drivers, PMICs).
  • Deep command of power management design fundamentals: integrated power FETs, charge pumps, current‑sense and current‑limit architectures, protection circuits (OVP/UVLO/OCP/TSD), precision references, comparators, and low‑IQ design techniques.
  • Mastery of modern analog design flows and verification methodologies (Cadence environment, SPICE‑class simulation, LVS/DRC, reliability sign‑off: ESD, latch‑up, EM/IR).
  • Track record of first‑pass silicon success and datasheet‑quality documentation ownership; patents and publications a plus.
Soft Skills
  • Proven people leadership: hiring, mentoring, performance management, and team development.
  • Suc…
To View & Apply for jobs on this site that accept applications from your location or country, tap the button below to make a Search.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
 
 
 
Search for further Jobs Here:
(Try combinations for better Results! Or enter less keywords for broader Results)
Location
Increase/decrease your Search Radius (miles)
0
200
Filters
Education Level
Experience Level (years)
Posted in last:
Salary