×
Register Here to Apply for Jobs or Post Jobs. X

Mixed Signal Design Verification Engineer

Job in Hillsboro, Washington County, Oregon, 97104, USA
Listing for: Intel Corporation
Full Time position
Listed on 2026-07-20
Job specializations:
  • Engineering
    Test Engineer, Hardware Engineer, Systems Engineer, Electronics Engineer
Salary/Wage Range or Industry Benchmark: 141910 - 200340 USD Yearly USD 141910.00 200340.00 YEAR
Job Description & How to Apply Below

Intel is a global leader in technology innovation, dedicated to creating products that transform industries and improve lives worldwide. We design and manufacture advanced silicon solutions that power the digital world. Our commitment to excellence drives us to push the boundaries of technology and deliver cutting‑edge solutions that meet the needs of our customers. If you are passionate about innovation and eager to contribute to transformative projects, Intel is the place for you.

Join us at Intel and be a part of a team that is shaping the future of power delivery technology.

Responsibilities
  • Performs functional verification of mixed signal logic components, including analog behavioral modeling, to ensure design will meet specification requirements.
  • Develops IP verification plans, test benches, and the verification environment to ensure coverage to confirm to mixed signal microarchitecture specifications.
  • Executes verification plans and defines and runs system simulation models to verify the design, analyze power and timing, and uncover bugs.
  • Replicates, root causes, and debugs issues in the presilicon environment.
  • Finds and implements corrective measures to resolve failing tests.
  • Collaborates with digital and analog architects, RTL developers, and physical design teams to improve verification of complex architectural and microarchitectural features and to meet functional, performance, and power goals.
  • Documents test plans and drives technical reviews of plans and proofs with design and architecture teams.
  • Maintains and improves existing functional verification infrastructure and methodology.
Qualifications
  • Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field with 3+ years of experience.
  • Master's Degree in similar fields with 2+ years of experience.
  • All years of experience must be directly applied in digital logic experience, VHDL/Verilog/System Verilog, testbench component development (preferably in OVM/UVM), and design debugging skills.
Preferred Qualifications
  • 7+ years of related experience.
  • Analog debug skills.
  • Real number (current, voltage) simulation modeling and debug skills.

Job Type: Experienced Hire

Shift: Shift 1 (United States of America)
Primary

Location:

US, Oregon, Hillsboro
Additional Locations:
Posting Statement:
All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Benefits:
We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Annual Salary Range for jobs which could be performed in the US: $- USD. The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations.

Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training.

Work Model for this Role:
This role will be eligible for our hybrid work model which allows employees to split their time between working on‑site at their assigned Intel site and off‑site.

Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.

#J-18808-Ljbffr
To View & Apply for jobs on this site that accept applications from your location or country, tap the button below to make a Search.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
 
 
 
Search for further Jobs Here:
(Try combinations for better Results! Or enter less keywords for broader Results)
Location
Increase/decrease your Search Radius (miles)
0
200
Filters
Education Level
Experience Level (years)
Posted in last:
Salary