Senior Middleware Development Engineer

Job Details

Job Description:

We are seeking a Senior Middleware Development Engineer to join our communication runtimes team to develop and contribute software features and optimizations to multiple communication libraries such as Intel SHMEM (Shared Memory Access), Intel MPI (Message Passing Interface), MPICH (Message Passing Interface Chameleon) and Intel oneCCL (Collective Communications Library). In this role, you will have an opportunity to build expertise with the latest Intel GPUs and CPUs used in the data center, work directly with scientists and engineers working on the Aurora supercomputer at the Argonne National Labs, and make meaningful contributions that improve scientific computing and machine learning.

You will need to understand multiple levels of the communications stack, be self-driven, have high motivation to learn and want to use your outstanding analytical skills to make an impact and must have excellent communication skills.

• Design, develop, and maintain features and optimizations for Intel SHMEM, Intel MPI, MPICH, and oneCCL libraries
• Collaborate with cross-functional teams to define software requirements and specifications
• Optimize software to meet performance requirements, ensuring low latency, high bandwidth and high reliability

• Master's degree in Computer Science or Computer Engineering
• 5+ years in SW development
• 5+ years of Experience developing in Linux environment
• 5+ years of Experience in C and C++ programming
• Experience with multithreaded programming
• Experience with at least one of the following:
  Distributed computing, HPC communications libraries, Collective communications libraries (i.e. MPI, oneCCL/NCCL, or SHMEM)
• Developing software for GPUs
• Developing software for one or more layers of the network communications stack

• PhD. degree in Computer Science, Computer Engineering
• Experience developing performance optimizations that improve communications latency or throughput
• Experience debugging problems at different layers of the hardware and software stack

Experienced Hire

Shift 1 (United States of America)

• Primary
  
  Location:
  
  US, Oregon, Hillsboro
• Additional Locations: US, Texas, Austin

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation or any other characteristic protected by local law, regulation, or ordinance.

We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.

$- USD The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.

• Job posting details (such as work model, location or time type) are subject to change.
• ADDITIONAL INFORMATION:
  Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.