ASIC​/FPGA Digital Design Engineer Lead or Senior

ASIC / FPGA Digital Design Engineer – (Lead or Senior) Company:
Boeing Space, Intelligence & Weapons Systems has an exciting opportunity for multiple ASIC/ FPGA Digital Design Engineers – (Lead or Senior) to join us as part of our Boeing Electronic Products team at the heart of Boeing’s products to support advanced digital subsystem development in an aerospace environment in El Segundo or Huntington Beach, CA. Engineers may support ASIC, FPGA, or mixed ASIC/FPGA developments depending on program assignment, technical specialization, and organizational needs.

Work may include requirements development and capture, architecture support, HDL development, simulation, synthesis, FPGA implementation, timing analysis, integration, troubleshooting, verification collaboration, and traceability activities depending on role level and assignment scope. Programs, Products, & Growth Opportunities Engineers contribute to advanced aerospace and defense programs spanning space, aviation, communications, and autonomous systems. Programs may include next-generation satellite and space systems, modules supporting NASA missions, Space Launch System (SLS)-related technologies, commercial and military aircraft platforms, autonomous aviation technologies, and emerging digital architectures supporting future aerospace systems.

Engineers support a broad portfolio spanning ASICs, SoCs, and FPGAs across multiple concurrent aerospace and defense programs. Collaborations within the broader organization include space and satellite efforts, commercial and military aviation programs, and autonomous aviation initiatives involving organizations such as Millennium Space Systems and Wisk Aero. Department expertise spans requirements development, architecture activities, RTL design, ASIC development, FPGA implementation, timing analysis, verification collaboration, integration support, and system-level troubleshooting.

Engineers have opportunities to broaden across conceptual architecture, requirements development, HDL ownership, FPGA implementation, timing analysis, verification collaboration, subsystem development, and integration activities while deepening selected technical specialties over time. The organization intentionally supports growth from focused contributors toward broader technical ownership, subsystem responsibilities, mentorship, and technical leadership roles as experience develops. Teams are intentionally composed of engineers with complementary strengths spanning architecture, implementation, verification, integration, timing, and troubleshooting.

The role is not intended to imply that every engineer must simultaneously be an expert in all disciplines.

• Support ASIC, FPGA, or mixed ASIC/FPGA developments depending on assignment
• Contribute to requirements development, refinement, interface definition, conceptual architecture activities, and traceability efforts appropriate to role level
• Develop HDL / RTL for ASIC, FPGA, and SoC systems
• Compile, simulate, debug, and troubleshoot digital designs
• Perform and/or support synthesis, implementation, constraints development, timing closure, and tool execution activities
• Collaborate with verification teams to support simulation, debug, coverage, and integration goals
• Apply timing concepts, CDC fundamentals, and integration considerations
• Support broader system troubleshooting and integration activities
• Communicate technical status, risks, dependencies, and tradeoffs proactively

• Operate with ownership appropriate to role level
• Independently manage assigned scope and execution
• Develop technical breadth while deepening selected expertise
• Support peer development and technical collaboration
• Build systems awareness beyond immediate design boundaries
• Contribute to technical leadership activities appropriate to level

• Support subsystem ownership activities
• Mentor others
• Lead larger technical efforts, integration activities, or technical teams

• Provide technical leadership
• Support architecture direction and broader technical ownership
• Lead teams, subsystem efforts, and cross-functional initiatives

This position is expected to be 100%…