×
Register Here to Apply for Jobs or Post Jobs. X

Formal Verification Engineer: ASIC​/FPGA; SVA

Job in Livermore, Alameda County, California, 94551, USA
Listing for: Sandia National Laboratories
Full Time position
Listed on 2026-07-04
Job specializations:
  • Engineering
    Test Engineer, Electronics Engineer
Salary/Wage Range or Industry Benchmark: 121900 - 237800 USD Yearly USD 121900.00 237800.00 YEAR
Job Description & How to Apply Below
Position: Formal Verification Engineer: ASIC/FPGA (SVA)

Sandia National Laboratories is seeking a Digital Verification Engineer (R&D Electrical Engineer) to ensure correct functionality of ASIC and FPGA designs. The candidate should have expertise in VHDL, Verilog, and System Verilog Assertions and be detail-oriented.

This position offers a hybrid work model with remote flexibility from any U.S. state, requiring occasional travel to California.

Competence in formal verification and strong communication skills are essential, alongside a Bachelor’s degree in a relevant field.

#J-18808-Ljbffr
To View & Apply for jobs on this site that accept applications from your location or country, tap the button below to make a Search.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
 
 
 
Search for further Jobs Here:
(Try combinations for better Results! Or enter less keywords for broader Results)
Location
Increase/decrease your Search Radius (miles)
0
200
Filters
Education Level
Experience Level (years)
Posted in last:
Salary