×
Register Here to Apply for Jobs or Post Jobs. X

Silicon Digital Design Engineer; ASIC​/SoC

Job in Menlo Park, San Mateo County, California, 94029, USA
Listing for: Intelliswift - An LTTS Company
Contract position
Listed on 2026-06-03
Job specializations:
  • Engineering
    Systems Engineer, Electronics Engineer
Salary/Wage Range or Industry Benchmark: 80000 - 100000 USD Yearly USD 80000.00 100000.00 YEAR
Job Description & How to Apply Below
Position: Silicon Digital Design Engineer (ASIC / SoC)

Overview

Duration: 12 months Contract to start with

We are seeking a highly motivated Silicon Digital Design Engineer to contribute to the development of advanced ASIC and SoC solutions. This role focuses on digital architecture, RTL design, and SoC integration, supporting the full chip lifecycle from architecture definition through silicon validation and production readiness.

You will work closely with cross-functional teams across architecture, verification, FPGA prototyping, and silicon validation to deliver high-performance, power-efficient designs.

Required Qualifications
  • 4+ years of experience in Digital Design / ASIC / SoC development
  • Strong experience in: RTL coding (Verilog/System Verilog), SoC integration and architecture and Digital microarchitecture design
  • Hands-on experience with:
    Synthesis and timing closure and UPF-based power-aware simulation flows
  • Experience with UVM/OVM-based verification methodologies
  • Scripting experience in Python, Tcl, or similar
  • Solid understanding of ASIC design flow (RTL to GDS)
  • Bachelor’s degree in Electrical Engineering, Computer Engineering, Computer Science, or equivalent
Preferred Qualifications
  • Experience with DFT (Design for Testability) and test program development
  • Knowledge of high-speed interfaces (PCIe, USB, MIPI, etc.)
  • Experience with FPGA design and prototyping
  • Exposure to:
  • Digital signal processing concepts (fixed/floating point)
  • Experience working with complex SoC subsystems
Responsibilities
  • Contribute to digital microarchitecture definition and development for ASIC/SoC designs
  • Develop high-quality RTL (Verilog/System Verilog) aligned with architecture specifications
  • Drive SoC integration, including IP integration and subsystem connectivity
  • Collaborate on verification planning and execution, including UVM-based environments
  • Support RTL-to-GDSII flow, including synthesis, timing closure, and design optimizations
  • Work with FPGA teams to enable early prototyping and validation
  • Assist in chip bring-up, validation, and debug activities through production maturity
  • Contribute to algorithm analysis, verification, and design improvements
  • Ensure successful handoff and integration of design blocks into larger systems
  • Support test planning, debug, and system-level validation efforts
#J-18808-Ljbffr
To View & Apply for jobs on this site that accept applications from your location or country, tap the button below to make a Search.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
 
 
 
Search for further Jobs Here:
(Try combinations for better Results! Or enter less keywords for broader Results)
Location
Increase/decrease your Search Radius (miles)
0
200
Filters
Education Level
Experience Level (years)
Posted in last:
Salary