DFT Engineer

DFT Engineer

Location:

San Jose, CA, Fort Collins, CO, Allentown, PA, Irvine, CA, Minneapolis, MN. Duration:
Full-time/Perm

Client's ASIC Product Division is seeking candidates for a DFT Lead position at our Fort Collins, Colorado Development Center. The successful candidate will be responsible for leading DFT programs all the way from chip level DFT specification, through to implementation and verification culminating in successfully releasing products to production. The candidate would be required to work on various phases of SoC DFT related activities for Client's APD (ASIC Products Division)'s designs – DFT Architecture, Test insertion and verification, Pattern generation, Coverage improvement, Post silicon debug and yield improvement to meet the product test metrics.

It involves working with the Physical Design & STA team for DFT mode timing closure. The role could also involve direct interaction with external customers. It is expected that you can code using

Responsibilities:

• Understanding client & customer DFT feature requirements & DPPM goals & defining appropriate DFT specifications for the ASIC
• Implementing DFT, including Scan, MBIST, TAP, LBIST, IO, Ser Des and other I/P DFT integration
• Working closely with STA and DI Engineers design closure for test
• Generating, Verifying & Debugging Test vectors before tape release.
• Validating & Debugging Test vectors on ATE during the silicon bring up phase
• Assisting with silicon failure analysis, diagnostics & yield improvement efforts
• Interfacing with the customer, physical design and test engineering/manufacturing teams located globally
• Working closely with I/P DFT engineers & other stakeholders
• Debugging customer returned parts on the ATE
• Innovating newer DFT solutions to solve testability problems in 7nm & beyond
• Automating DFT & Test Vector Generation flows

Skills/Experience:

• Strong DFT background (such as IO and Analog DFT, ATPG and/or Scan, BIST, and others)
• Scan Insertion and scan compression background (DFT Compiler, Mentor Test Kompress, etc.)
• Logic BIST design and debug experience
• Well-versed in ATPG vector generation, simulation, debug. (Tetra Max, Fastscan)
• Experience in Verilog coding, testbench generation & simulation
• Memory BIST insertion and verification experience (SRAM, CAM, eDRAM)
• The ability to work in a multi-disciplined, cross-department environment
• Solid knowledge in analog and digital circuit design, and device physics fundamentals
• Good understanding of Si processing, logical and physical synthesis, and transistor reliability principles
• Excellent problem solving, debug, root cause analysis and communication skills
• Experience working on ATE is a plus

Education & Experience:

• Bachelors in Electrical/Electronic/Computer Engineering, 12+ years of relevant industry experience or Masters Degree in Electrical/Electronic/Computer Engineering, 10+ years of relevant industry experience