×
Register Here to Apply for Jobs or Post Jobs. X

Senior ASIC Verification Engineer - SystemVerilog​/UVM Expert

Job in California, Moniteau County, Missouri, 65018, USA
Listing for: Technical-Link N. America
Full Time position
Listed on 2026-02-15
Job specializations:
  • Engineering
    Systems Engineer, Test Engineer
Salary/Wage Range or Industry Benchmark: 80000 - 100000 USD Yearly USD 80000.00 100000.00 YEAR
Job Description & How to Apply Below
Location: California

A leading technology company in California seeks a highly experienced Verification Engineer to architect and develop verification environments and testbench components. Candidates should have a strong background in ASIC design verification, with a minimum of 12 years industry experience and proficiency in System Verilog and UVM. Successful candidates will demonstrate problem-solving skills and the ability to work independently as well as part of a team, bringing passion to challenging tasks.
#J-18808-Ljbffr
Position Requirements
10+ Years work experience
To View & Apply for jobs on this site that accept applications from your location or country, tap the button below to make a Search.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
 
 
 
Search for further Jobs Here:
(Try combinations for better Results! Or enter less keywords for broader Results)
Location
Increase/decrease your Search Radius (miles)

Job Posting Language
Employment Category
Education (minimum level)
Filters
Education Level
Experience Level (years)
Posted in last:
Salary