×
Register Here to Apply for Jobs or Post Jobs. X

Physical Design Engineer, FullChip​/ASIC Implementation

Job in Mountain View, Santa Clara County, California, 94039, USA
Listing for: Socket.dev
Full Time position
Listed on 2026-09-09
Job specializations:
  • Engineering
    Hardware Engineer, Electronics Engineer, Electrical Engineering
Salary/Wage Range or Industry Benchmark: 138000 - 197000 USD Yearly USD 138000.00 197000.00 YEAR
Job Description & How to Apply Below

Minimum qualifications:

  • Bachelor's degree in Electrical Engineering or equivalent practical experience.
  • 4 years of experience in physical design.
  • Experience in one or more synthesis/PnR tools (e.g., Genus, Innovus, DC, ICC).
  • Experience in high-performance synthesis, PnR, sign-off convergence, including STA and sign-off optimizations.
Preferred qualifications:
  • Experience in top-level floor planning and block integration.
  • Experience in low power design implementation including UPF/CPF, multi-voltage domains and power gating.
  • Experience with ASIC design flows and methodology of physical design.
  • Understanding of circuit design, device physics, and deep submicron technology.
  • Knowledge of Verilog/System Verilog and fundamentals of computer architecture.
  • Effective skills with scripting languages such as Tcl, or Perl.
About the job:

Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.

Google's mission is to organize the world's information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people's lives better through technology.

Individual pay is determined by factors including job-related skills, experience, and relevant education or training.

US: $138000 - $197000 (USD) + 15% bonus target + equity + benefits

Learn more about benefits at Google.

Responsibilities:
  • Develop all aspects of ASIC RTL2

    GDS implementation for high Performance, Power, Area (PPA) designs.
  • Manage full-chip level physical implementation.
  • Define and implement innovative schemes to improve performance and power.
  • Work with cross-functional teams to deliver best quality of results.
#J-18808-Ljbffr
To View & Apply for jobs on this site that accept applications from your location or country, tap the button below to make a Search.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
 
 
 
Search for further Jobs Here:
(Try combinations for better Results! Or enter less keywords for broader Results)
Location
Increase/decrease your Search Radius (miles)
0
200
Filters
Education Level
Experience Level (years)
Posted in last:
Salary