×
Register Here to Apply for Jobs or Post Jobs. X

Sr. RTL Eng

Job in Nampa, Canyon County, Idaho, 83687, USA
Listing for: Lattice
Full Time position
Listed on 2026-02-19
Job specializations:
  • Engineering
    Systems Engineer, Electrical Engineering
Salary/Wage Range or Industry Benchmark: 100000 - 125000 USD Yearly USD 100000.00 125000.00 YEAR
Job Description & How to Apply Below
Position: Sr.Staff RTL Eng

Lattice Overview

There is energy here…energy you can feel crackling at any of our international locations. It’s an energy generated by enthusiasm for our work, for our teams, for our results, and for our customers. Lattice is a worldwide community of engineers, designers, and manufacturing operations specialists in partnership with world-class sales, marketing, and support teams, who are developing programmable logic solutions that are changing the industry.

Our focus is on R&D, product innovation, and customer service, and to that focus, we bring total commitment and a keenly sharp competitive personality. Energy feeds on energy. If you flourish in a fast paced, results-oriented environment, if you want to achieve individual success within a “team first” organization, and if you believe you can contribute and succeed in a demanding yet collegial atmosphere, then Lattice may well be just what you’re looking for.

Responsibilities

& Skills

Lattice Semiconductor (NASDAQ: LSCC) is the global leader in smart connectivity solutions, providing market leading intellectual property and low-power, small form-factor devices that enable more than 8,000 global customers to quickly deliver innovative and differentiated cost and power efficient products.

The Company's broad, end-market exposure solves customer problems across the network from the Edge to the Cloud for clients in consumer electronics, industrial equipment, communications infrastructure, computing and automotive. Our technology, long-standing relationships and commitment to world-class support enables our customers to quickly and easily unleash innovative solutions to create a smart, secure and connected world.

Our control, connect and compute solutions enable the Internet of Things to operate safely, easily and more autonomously at the edge of the network core. While you may not see our products, you are interacting with them all day, every day. We make your experience smarter and better-connected. Join Team Lattice—and help us continue to drive innovation that creates a smarter, better-connected world.

Together, we enable what’s next.

Responsibilities & Skill

sens

AI team at Lattice Semiconductor, innovates and creates solutions to enable edge

AI with programmable low power devices. Our vision is to unleash FPGA to add intelligence to every sensor used in Automotive, industrial and consumer products. As a senior member of the team, you will be responsible for developing and enhancing machine learning engine that infers neural networks on resource constrained devices. You need to bring expertise in machine learning to enable computer vision, robotics, human-machine interaction, or other related domains.

Job Description

We are seeking a highly motivated Senior Staff design engineer who will be responsible for design and development of RTL for Machine Learning engine. You are responsible to implement ML operators efficiently using resources on low power FPGA. You need to bring experience in optimizing data path for high throughput and low latency. Good understanding of neural network accelerators and/or DSP processors is essential to be successful in this job.

Requirements

Key Skills
  • In-depth experience in designing and developing RTL using Verilog, System Verilog-HDL.
  • Ability to carry out functional simulation using industry standard simulation tools such as Xcelium-Cadence, VCS-Synopsys.
  • Architect and design RTL for Machine Learning compute engines targeting low‑power FPGA platforms.
  • Experience optimizing memory bandwidth, data reuse, pipeline design, and parallelism.
  • Proven experience designing data paths for high-throughput, low-latency applications.
  • Deep understanding of machine learning, data models to optimally map it with hardware.
  • Experience with performance analysis and hardware profiling techniques
  • Strong understanding of numerical formats (FP16, INT8, INT4, fixed-point arithmetic) and cost associated with it for hardware implementation.
  • Experience in FPGA/ASIC synthesis flow, timing closure.
  • Working knowledge of computer architecture and memory management.
  • Experience with C and/or System

    C is a plus
Education and General
  • BE/MTech/PhD in Electronics, Electrical or Computer Engineering
  • Minimum of 14 years (12 years for MTech and 8 years for PHD) experience in RTL design
  • Independent and self-motivated, capable of executing under dynamic environment and uncertainties
  • Innovative, problem solver who likes to come up with newer and better solutions for existing problems
  • Good cross team communication and technical documentation desired
#J-18808-Ljbffr
To View & Apply for jobs on this site that accept applications from your location or country, tap the button below to make a Search.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
 
 
 
Search for further Jobs Here:
(Try combinations for better Results! Or enter less keywords for broader Results)
Location
Increase/decrease your Search Radius (miles)

Job Posting Language
Employment Category
Education (minimum level)
Filters
Education Level
Experience Level (years)
Posted in last:
Salary