×
Register Here to Apply for Jobs or Post Jobs. X

ASIC​/FPGA Design Verification Engineer N. Reading, MA

Job in North Reading, Middlesex County, Massachusetts, 01864, USA
Listing for: Teradyne
Full Time position
Listed on 2026-05-16
Job specializations:
  • Engineering
    Systems Engineer, Electronics Engineer, Software Engineer
Salary/Wage Range or Industry Benchmark: 98700 - 157900 USD Yearly USD 98700.00 157900.00 YEAR
Job Description & How to Apply Below
Position: ASIC/FPGA Design Verification Engineer (Teradyne, N. Reading, MA)

We are the global test and automation specialists, powering next-generation technologies through sophisticated solutions. Behind every electronic device you use, Teradyne's test technology ensures your device works right the first time, every time! Our portfolio of automation solutions help manufacturers to develop and deliver products quickly, efficiently and cost-effectively. Together, Teradyne companies deliver manufacturing automation across industries and applications around the world!

We attract, develop, and retain a high-performance workforce, comprised of people with diverse backgrounds and a shared drive for excellence. We strive to foster a positive and inclusive work environment that helps employees, and communities, thrive.

Opportunity Overview

Our Logic Design Engineering (LDE) team is seeking a Digital Logic Verification Engineer, preferably with additional experience in FPGA design. The primary focus of this role is FPGA verification, working closely with cross‑functional teams to deliver high‑quality, robust designs.

Responsibilities
  • Review design requirements and specifications
  • Write and review verification plans
  • Develop testbench architecture and implementation
  • Create reference models
  • Write System Verilog tests and develop UVM environments; perform debug
  • Collect, merge, and close functional and code coverage
  • Manage bugs and issues using a tracking tool
  • Collaborate closely with logic designers
  • Communicate technical status and risks to the team leader
All About You
  • 3+ years of professional experience in digital logic verification or related roles
  • Experience with Cadence Xcelium or other industry‑standard simulators
  • Strong experience with System Verilog and Universal Verification Methodology (UVM)
  • Working knowledge of common IP protocols (e.g., SPI, AXI, DDR)
  • Experience with RTL design using Verilog HDL
  • Familiarity with System Verilog assertion‑based verification methodologies
  • Experience working within CI/CD development flows

This position is located at our North Reading, MA development center.

This position is not eligible for visa sponsorship.

Compensation: The base salary range for this role is $98,700 - $157,900. This range is a good faith estimate, and the amount of base salary will correspond with experience and skill set. This range can also fluctuate depending on demand and location.

Incentive Plan: This job is eligible for discretionary bonus(es) based on financial performance.

Teradyne offers a variety of robust health and well‑being benefit programs, including medical, dental, vision, Flexible Spending Accounts, retirement savings plans, life and disability insurance, paid vacation & holidays, tuition assistance programs, and more. Please  to see details.

#J-18808-Ljbffr
To View & Apply for jobs on this site that accept applications from your location or country, tap the button below to make a Search.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
 
 
 
Search for further Jobs Here:
(Try combinations for better Results! Or enter less keywords for broader Results)
Location
Increase/decrease your Search Radius (miles)
0
200
Filters
Education Level
Experience Level (years)
Posted in last:
Salary