RTL Design Engineer Wireless SoC
Remote / Online - Candidates ideally in
San Jose, Santa Clara County, California, 95199, USA
Listed on 2026-06-27
San Jose, Santa Clara County, California, 95199, USA
Listing for:
Tekfortune Inc.
Remote/Work from Home
position Listed on 2026-06-27
Job specializations:
-
Engineering
Systems Engineer, Electronics Engineer, Hardware Engineer, Test Engineer
Job Description & How to Apply Below
Tekfortune is a fast-growing consulting firm specialized in permanent, contract & project-based staffing services for world s leading organizations in a broad range of industries. In this quickly changing economic landscape, virtual recruiting and remote work are critical for the future of work. To support the active project demands and skills gaps, our staffing experts can help you find the best job for you.
Role:
RTL Design Engineer Wireless SoC
Location:
Remote
Duration: 6 months
Required Skills:
RTL Design Engineer Wireless SoC
Job Description:
We are seeking an experienced RTL Design Engineer to work on next-generation wireless SoC development. The ideal candidate will design and implement high-performance digital blocks and work closely with architecture, analog/mixed-signal, and verification teams to deliver production-quality silicon.
=9 Key Responsibilities
- Design, implement, and verify digital blocks for wireless SoCs using System Verilog/Verilog
- Translate architectural and algorithmic specifications into synthesizable RTL
- Implement DSP blocks such as filtering, FFT/IFFT, beamforming, etc.
- Develop RTL for SoC components including interfaces, clock/reset, power management, and debug logic
- Work with internal and external IP integration into chip-level designs
- Collaborate with AMS teams on digital-analog interfaces, calibration logic, and control systems
- Drive PPA (power, performance, area) optimization and support timing closure with backend teams
- Participate in design reviews, integration, synthesis, and timing closure activities
- Support silicon bring-up and lab validation of digital subsystems
- 5+ years of hands-on RTL design experience (System Verilog / Verilog)
- Strong understanding of micro-architecture and RTL implementation from specs
- Experience in DSP hardware implementation (filtering, FFT, etc.)
- Knowledge of SoC design flows: CDC, power domains, timing constraints, formal verification
- Experience with synthesis, linting, simulation, and STA tools
- Understanding of DFT concepts (scan, BIST)
- Strong debugging and problem-solving skills
- Good communication and ability to work in cross-functional teams
- Experience in wireless SoC domains (Wi-Fi, cellular, mmWave, satellite, etc.)
- RTL design of datapath, FIFO, DMA, arbitration, and SoC bus (AXI/AHB)
- DSP modeling experience (MATLAB / Python / C++) and RTL conversion
- Post-silicon debug and chip bring-up experience
- Exposure to analog-mixed signal interfaces and calibration logic
- Experience in distributed/global team environments
To View & Apply for jobs on this site that accept applications from your location or country, tap the button below to make a Search.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
Search for further Jobs Here:
×