Principal PCB & Substrate Layout Engineer

Principal PCB & Substrate Layout Engineer (Remote or Hybrid opportunities are available, as well as onsite in the Phx, AZ area) Top Requirements for this job:
* Client is is looking for someone who hassemiconductor packaging experience, NOT a PCB designer/engineer.
* 10+ years of relevant PCB substrate experience needed
* Substrate development
* Proficient with Cadence APD+
* Knowledgeable/Proficient with substrate design rules (understanding and working with them, not writing them)

Job Description Client is seeking an experienced Principal PCB & Substrate Layout Engineer. We leverage our longstanding strategic partnerships to access the latest in commercial technologies to design, manufacture, test, and deliver rugged microelectronics that operate in the harshest environments, with extreme reliability and maintainability. Client partners closely with the U.S. government delivering onshore trusted microelectronics. You are responsible for:
Providing technical leadership to the engineering team specifically focused on High-Speed Interfaces and High Density Substrates layout techniques and understanding and improving our layout development processes to ensure we produce quality products using your expertise in PCB and Substrate layout engineering. Responsibilities:
• Driving design, layout, and analysis of complicated electrical and mechanical systems and their constituent parts including: high-density interposers, substrates, and printed circuit board (PCB) layouts. This includes power, digital, analog, and RF signals across multiple die (primarily flip-chip)
• Hands on high-speed, multi-layer packaging, high-density interconnects (HDI), blind and buried vias, ball grid arrays (BGAs), RF, design for test (DFT), impedance calculations, cross talk, differential pairs, PCB stack-ups, PCB via structures, electromagnetic compatibility (EMC), material studies/selection, etc.
• Understand Design For Manufacturing rules of our suppliers and ensure design process matches their capabilities
• Understand and provide fabrication drawings that match the intent of the design and support the fabrication suppliers to ensure the technical intent is transferred successfully
• Support package material characterization frequency dependent model; skin effects, smoothness, roughness, dielectric loss and dielectric constant
• Work with peers and the engineering team to review the artwork and drawings at different stages and at the final design review for fabrication and assembly
• Provide support for multidisciplinary investigations and feasibility studies with collaboration across engineering disciplines
• Provide Technical guidance for interfacing to customers, subcontractors, assemblers, fabricators, and vendors/suppliers, operations, quality, supply chain, and supporting organizations
• Works on complex issues where analysis of situations or data requires an in-depth evaluation of variable factors
• Considers the effects of actions on the system as a whole, i.e. “systems-thinking”
• Willing to help the team in areas outside of specific technical discipline to accomplish goals The team responsible for the rapid development of affordable, chip-scale, secure, open system architecture devices. This leading-edge capability also addresses a need by the Department of Defense (DoD) for made-in-USA microelectronics that equip our warfighters with state-of-the-art, Trusted, military-grade products that leverage the most advanced commercial technologies..

To succeed in this role, you should have the following skills and experience:
•

Minimum Education:

Bachelor's Degree in Engineering or equivalent education and experience required
* Semiconductor packaging experience, as it relates to substrate design.
•

Minimum Experience:

10+ years as a PCB and/or High-Density Package Layout designer using industry standard layout tools like Cadence APD+
• Experience with APD+ physical and electrical constraint editor
• HDI stack-ups, including use of blind & buried micro-vias, specialty RF dielectric materials, and trace width/spacing around 15um/15um down to 2um/2um or below
• Experience with 2.5D devices, interposer or substrate…