×
Register Here to Apply for Jobs or Post Jobs. X

Uvm Systemverilog Verification Engineer

Job in Plano, Collin County, Texas, 75086, USA
Listing for: AIRSPAN CAREERS
Full Time position
Listed on 2026-06-04
Job specializations:
  • Engineering
    Electronics Engineer, Software Engineer
Salary/Wage Range or Industry Benchmark: 100000 - 140000 USD Yearly USD 100000.00 140000.00 YEAR
Job Description & How to Apply Below
Position: UVM SYSTEMVERILOG VERIFICATION ENGINEER

Location:

Warren, New Jersey, Plano, TX or REMOTE U.S.

Company:
Air Span Networks

About Air Span

Air Span Networks is a global provider of innovative 4G and 5G network solutions, enabling efficient and cost-effective connectivity for operators, enterprises, and industrial applications. We are looking for a skilled UVM System Verilog Verification Engineer to join our dynamic team and contribute to the validation and testing of our cutting‑edge communication technologies.

Job Description

As a UVM Verification Engineer, you will be responsible for developing and executing test plans using Universal Verification Methodology (UVM) to validate the functionality, performance, and reliability of Air Span’s ASIC and FPGA designs. You will work closely with design and development teams to ensure compliance with specifications and industry standards.

Key Responsibilities
  • Develop and implement UVM‑based verification plans and test strategies for FPGA designs.
  • Perform functional, system‑level, and regression testing for digital hardware components.
  • Create test benches, test cases, and automation frameworks in System Verilog.
  • Analyze test results, debug issues, and collaborate with design teams to resolve defects.
  • Ensure compliance with industry standards and customer requirements.
  • Provide documentation and reports on test procedures, results, and defect tracking.
  • Continuously optimize test processes and tools to improve efficiency and accuracy.
Qualifications & Experience
  • Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or related fields.
  • 10 years of experience in UVM‑based verification of FPGA systems.
  • Strong understanding of System Verilog and Universal Verification Methodology (UVM).
  • Proficiency in scripting languages such as Python or Perl for automation.
  • Experience with simulation tools such as Model Sim or Questa Sim.
  • Experience with C/C++.
  • Experience in implementing Bit Accurate Models and debugging DSP designs.
  • Familiarity with debugging tools, coverage metrics, and formal verification techniques.
  • Strong problem‑solving and analytical skills with attention to detail.
  • Knowledge of O‑RAN architecture and protocols for 4G and 5G networks.
  • Ability to work collaboratively in a fast‑paced, cross‑functional team environment.
Preferred Skills
  • Experience in verification of communication protocols.
  • Knowledge of FPGA development and hardware description languages such as VHDL/Verilog.
  • Understanding of hardware/software co‑verification techniques.
#J-18808-Ljbffr
To View & Apply for jobs on this site that accept applications from your location or country, tap the button below to make a Search.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
 
 
 
Search for further Jobs Here:
(Try combinations for better Results! Or enter less keywords for broader Results)
Location
Increase/decrease your Search Radius (miles)
0
200
Filters
Education Level
Experience Level (years)
Posted in last:
Salary