×
Register Here to Apply for Jobs or Post Jobs. X
More jobs:

Senior ASIC Verification Lead - SystemVerilog​/UVM

Job in Reading, Middlesex County, Massachusetts, 01814, USA
Listing for: Teradyne
Full Time position
Listed on 2026-08-30
Job specializations:
  • Engineering
    Test Engineer
Salary/Wage Range or Industry Benchmark: 154900 - 307600 USD Yearly USD 154900.00 307600.00 YEAR
Job Description & How to Apply Below

Teradyne is seeking a Sr. ASIC Verification Engineer in North Reading, MA to lead verification planning and develop advanced verification environments for complex ASIC/SoC designs.

You will collaborate with design, firmware, software, and validation teams to ensure comprehensive coverage and high-quality outcomes. The role requires 8+ years in ASIC/SoC verification, strong SystemC, C++, System Verilog/UVM experience, and knowledge of functional verification methodologies.

#J-18808-Ljbffr
Position Requirements
10+ Years work experience
To View & Apply for jobs on this site that accept applications from your location or country, tap the button below to make a Search.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
 
 
 
Search for further Jobs Here:
(Try combinations for better Results! Or enter less keywords for broader Results)
Location
Increase/decrease your Search Radius (miles)
0
200
Filters
Education Level
Experience Level (years)
Posted in last:
Salary