Senior FPGA Engineer, LEO Payload FPGA

Description

LEO is Amazon’s low Earth orbit satellite broadband network. Its mission is to deliver fast, reliable internet to customers and communities around the world, and we’ve designed the system with the capacity, flexibility, and performance to serve a wide range of customers, from individual households to schools, hospitals, businesses, government agencies, and other organizations operating in locations without reliable connectivity.

Due to applicable export control laws and regulations, candidates must be a U.S. citizen or national, U.S. permanent resident (i.e., current Green Card holder), or lawfully admitted into the U.S. as a refugee or granted asylum.

Create FPGA solutions to support LEO's satellite communication system. This is a unique opportunity to define a new system with few legacy constraints. The FPGA design engineer will work with systems teams to define/develop/implement/test/release FPGA based solutions to enable LEO. This will focus on creating digital designs for networking functions using the latest generations of FPGA technologies and modern FPGA design processes and tools.

• Have ownership of one or more FPGA bitstreams.
• Create and release FPGAs through the development phases of architecture-RTL Design-Physical Implementation-Timing Closure–Simulation Validation–Lab Based Silicon Validation.

Collaborate with network communication system architects to define and design/implement/test/release/support networking functions targeted to FPGA technology.

Collaborate with Digital Communications/Networking system architects and design engineers to implement digital logic functions in FPGAs.

Collaborate with system architects and design engineers to implement digital logic functions in FPGA prototypes to validate/tradeoff architecture & design alternatives.

Collaborate with systems architects, HW engineering design teams & FW/SW design teams to bring up and test systems combining FPGA, firmware, RF, and Networking functions.

Drive trade-off analysis to benefit customer experience and optimization of target technology resources for cost/size/power/performance/features.

• Bachelor's degree in Electrical Engineering or a related field.
• Experience with modern ASIC/FPGA design and verification tools.
• Experience in writing test scripts (Python preferred) to validate FPGA images in HW.
• 7+ years experience in FPGA design and Implementation using System Verilog.
• Experience with Xilinx/AMD (or Altera) FPGAs.
• Experience with architecture, RTL coding, FPGA optimization for timing & power, simulation, and validation.

• Experience developing python tests for both HW testing and Cocotb simulation environments.
• Experience with high speed networking, Ser Des, 50G/100G Ethernet or Interlaken.
• Familiarity with AXI4 and AXI Streaming interfaces.
• Proven track record of successfully fielding and supporting FPGA and ASIC products.

Amazon is an equal opportunity employer and does not discriminate on the basis of protected veteran status, disability, or other legally protected status.

Job duties for this position include: work safely and cooperatively with other employees, supervisors, and staff; adhere to standards of excellence despite stressful conditions; communicate effectively and respectfully with employees, supervisors, and staff to ensure exceptional customer service; and follow all federal, state, and local laws and Company policies. Criminal history may have a direct, adverse, and negative relationship with some of the material job duties of this position.

These include the duties and responsibilities listed above, as well as the abilities to adhere to company policies, exercise sound judgment, effectively manage stress and work safely and respectfully with others, exhibit trustworthiness and professionalism, and safeguard business operations and the Company’s reputation. Pursuant to the Los Angeles County Fair Chance Ordinance, we will consider for employment qualified applicants with arrest and conviction records.

Our inclusive culture empowers…